read_verilog ../top.v
proc
tee -o result.log sim -clock clk top