read_verilog -dump_rtlil ../top.v
synth -top top
write_verilog synth.v