read_verilog ../top.v
synth -top top
tee -o result.log test_cell $alu