read_verilog ../top.v
hierarchy
synth_ice40 -blif demo.blif
write_verilog synth.v