read_verilog ../top.v
synth -run begin
write_verilog synth.v