read_verilog ../top.v
proc
json -aig
write_verilog synth.v