Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
Commits
44821806
Unverified
Commit
44821806
authored
May 14, 2020
by
Miodrag Milanović
Committed by
GitHub
May 14, 2020
Browse files
Options
Browse Files
Download
Plain Diff
Merge pull request #91 from YosysHQ/eddie/verific_rand
Add verific/rand.sv test
parents
944233e0
db6464d9
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
16 additions
and
1 deletions
+16
-1
verific/sva/Makefile
+5
-1
verific/sva/rand.sv
+11
-0
No files found.
verific/sva/Makefile
View file @
44821806
TESTS
:=
consrep firstmatch gotorep intersect nonconsrep seq_and seq_or triggered
until
until_trig within repzero
TESTS
:=
consrep firstmatch gotorep intersect nonconsrep seq_and seq_or triggered
until
until_trig within repzero
rand
all
:
$(addsuffix .status
,
$(TESTS))
grep
-H
.
*
.status | sed
's,.status:,\t,; s,PASS,pass,;'
| expand
-t20
...
...
@@ -9,6 +9,10 @@ all: $(addsuffix .status,$(TESTS))
-
bash run.sh
$
(
basename
$@
)
>
$
(
basename
$@
)
.log 2>&1
test
-f
$@
rand.status
:
rand.sv
touch .start
@
(
yosys
-ql
$
(
<:%.sv
=
%.log
)
-p
"verific -sv
$<
"
2>&1
&&
echo
PASS
>
$
(
<:%.sv
=
%.status
))
||
echo
FAIL
>
$
(
<:%.sv
=
%.status
)
clean
:
rm
-rf
$
(
addsuffix .pass_??,
$(TESTS)
)
rm
-rf
$
(
addsuffix .fail_??,
$(TESTS)
)
...
...
verific/sva/rand.sv
0 → 100644
View file @
44821806
module
djb2hash
(
input
clock
)
;
(
*
keep
*
)
rand
const
reg
[
31
:
0
]
magic
;
(
*
keep
*
)
rand
reg
[
7
:
0
]
inputval
;
(
*
keep
*
)
reg
[
31
:
0
]
state
=
5381
;
(
*
keep
*
)
integer
cnt
=
0
;
always
@
(
posedge
clock
)
begin
state
<=
((
state
<<
5
)
+
state
)
^
inputval
;
if
(
state
==
magic
)
cnt
<=
cnt
+
1
;
assert
(
cnt
<
2
)
;
end
endmodule
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment