improved parsing in declaration contexts
- support for additional assignment statements in loop initializations - greatly improved error messaging in these contexts - decl parser takes in the ending token; significant related refactoring - pass through elaboration system tasks - removed non-blocking assignment operator precedence hack - preliminary nosim test suite for features unsupported by iverilog
Showing
test/core/elab_task.sv
deleted
100644 → 0
test/core/for_loop_inits.sv
0 → 100644
test/core/for_loop_inits.v
0 → 100644
test/error/auto_dim_int.sv
0 → 100644
test/error/block_start_1.sv
0 → 100644
test/error/block_start_2.sv
0 → 100644
test/error/block_start_3.sv
0 → 100644
test/error/block_start_4.sv
0 → 100644
test/error/decl_missing_comma.sv
0 → 100644
test/error/decl_trailing_comma.sv
0 → 100644
test/error/elab_task_stray_after_args.sv
0 → 100644
test/error/elab_task_stray_before_args.sv
0 → 100644
test/error/elab_task_stray_no_args.sv
0 → 100644
test/error/for_loop_init_bare.sv
0 → 100644
test/error/for_loop_init_delay.sv
0 → 100644
test/error/for_loop_init_nblk.sv
0 → 100644
test/error/for_loop_init_stray.sv
0 → 100644
test/error/port_list_incomplete.sv
0 → 100644
test/nosim/elab_task.sv
0 → 100644
test/nosim/run.sh
0 → 100755
test/nosim/trireg_charge_strength.sv
0 → 100644
Please
register
or
sign in
to comment