Commit f7df2b9d by David S. Miller Committed by David S. Miller

sparc.md (define_splits): Kill constraints.

2001-09-04  David S. Miller  <davem@redhat.com>

	* config/sparc/sparc.md (define_splits): Kill constraints.

From-SVN: r45370
parent 3c4ec389
2001-09-04 David S. Miller <davem@redhat.com>
* config/sparc/sparc.md (define_splits): Kill constraints.
2001-09-03 Jakub Jelinek <jakub@redhat.com> 2001-09-03 Jakub Jelinek <jakub@redhat.com>
* loop.c (express_from_1): Fix CONSTANT_P(a) case. * loop.c (express_from_1): Fix CONSTANT_P(a) case.
......
...@@ -1593,7 +1593,7 @@ ...@@ -1593,7 +1593,7 @@
(set_attr "length" "1")]) (set_attr "length" "1")])
(define_split (define_split
[(set (match_operand:SI 0 "register_operand" "=r") [(set (match_operand:SI 0 "register_operand" "")
(match_operator:SI 2 "noov_compare_op" (match_operator:SI 2 "noov_compare_op"
[(match_operand 1 "icc_or_fcc_reg_operand" "") [(match_operand 1 "icc_or_fcc_reg_operand" "")
(const_int 0)]))] (const_int 0)]))]
...@@ -4328,12 +4328,12 @@ ...@@ -4328,12 +4328,12 @@
(set_attr "length" "2")]) (set_attr "length" "2")])
(define_split (define_split
[(set (match_operand:TF 0 "register_operand" "=e,e") [(set (match_operand:TF 0 "register_operand" "")
(if_then_else:TF (match_operator 1 "comparison_operator" (if_then_else:TF (match_operator 1 "comparison_operator"
[(match_operand 2 "icc_or_fcc_reg_operand" "X,X") [(match_operand 2 "icc_or_fcc_reg_operand" "")
(const_int 0)]) (const_int 0)])
(match_operand:TF 3 "register_operand" "e,0") (match_operand:TF 3 "register_operand" "")
(match_operand:TF 4 "register_operand" "0,e")))] (match_operand:TF 4 "register_operand" "")))]
"reload_completed && TARGET_V9 && TARGET_FPU && !TARGET_HARD_QUAD" "reload_completed && TARGET_V9 && TARGET_FPU && !TARGET_HARD_QUAD"
[(clobber (const_int 0))] [(clobber (const_int 0))]
" "
...@@ -4501,12 +4501,12 @@ ...@@ -4501,12 +4501,12 @@
(set_attr "length" "2")]) (set_attr "length" "2")])
(define_split (define_split
[(set (match_operand:TF 0 "register_operand" "=e,e") [(set (match_operand:TF 0 "register_operand" "")
(if_then_else:TF (match_operator 1 "v9_regcmp_op" (if_then_else:TF (match_operator 1 "v9_regcmp_op"
[(match_operand:DI 2 "register_operand" "r,r") [(match_operand:DI 2 "register_operand" "")
(const_int 0)]) (const_int 0)])
(match_operand:TF 3 "register_operand" "e,0") (match_operand:TF 3 "register_operand" "")
(match_operand:TF 4 "register_operand" "0,e")))] (match_operand:TF 4 "register_operand" "")))]
"reload_completed && TARGET_ARCH64 && TARGET_FPU && ! TARGET_HARD_QUAD" "reload_completed && TARGET_ARCH64 && TARGET_FPU && ! TARGET_HARD_QUAD"
[(clobber (const_int 0))] [(clobber (const_int 0))]
" "
...@@ -5612,9 +5612,9 @@ ...@@ -5612,9 +5612,9 @@
[(set_attr "length" "2")]) [(set_attr "length" "2")])
(define_split (define_split
[(set (match_operand:DI 0 "register_operand" "=r") [(set (match_operand:DI 0 "register_operand" "")
(plus:DI (match_operand:DI 1 "arith_double_operand" "%r") (plus:DI (match_operand:DI 1 "arith_double_operand" "")
(match_operand:DI 2 "arith_double_operand" "rHI"))) (match_operand:DI 2 "arith_double_operand" "")))
(clobber (reg:CC 100))] (clobber (reg:CC 100))]
"! TARGET_ARCH64 && reload_completed" "! TARGET_ARCH64 && reload_completed"
[(parallel [(set (reg:CC_NOOV 100) [(parallel [(set (reg:CC_NOOV 100)
...@@ -5648,9 +5648,9 @@ ...@@ -5648,9 +5648,9 @@
}") }")
(define_split (define_split
[(set (match_operand:DI 0 "register_operand" "=r") [(set (match_operand:DI 0 "register_operand" "")
(minus:DI (match_operand:DI 1 "arith_double_operand" "r") (minus:DI (match_operand:DI 1 "arith_double_operand" "")
(match_operand:DI 2 "arith_double_operand" "rHI"))) (match_operand:DI 2 "arith_double_operand" "")))
(clobber (reg:CC 100))] (clobber (reg:CC 100))]
"! TARGET_ARCH64 && reload_completed" "! TARGET_ARCH64 && reload_completed"
[(parallel [(set (reg:CC_NOOV 100) [(parallel [(set (reg:CC_NOOV 100)
...@@ -5757,9 +5757,9 @@ ...@@ -5757,9 +5757,9 @@
(set_attr "length" "2")]) (set_attr "length" "2")])
(define_split (define_split
[(set (match_operand:DI 0 "register_operand" "=r") [(set (match_operand:DI 0 "register_operand" "")
(zero_extend:DI (minus:SI (minus:SI (match_operand:SI 1 "reg_or_0_operand" "rJ") (zero_extend:DI (minus:SI (minus:SI (match_operand:SI 1 "reg_or_0_operand" "")
(match_operand:SI 2 "arith_operand" "rI")) (match_operand:SI 2 "arith_operand" ""))
(ltu:SI (reg:CC_NOOV 100) (const_int 0)))))] (ltu:SI (reg:CC_NOOV 100) (const_int 0)))))]
"! TARGET_ARCH64 && reload_completed" "! TARGET_ARCH64 && reload_completed"
[(set (match_dup 3) (minus:SI (minus:SI (match_dup 1) (match_dup 2)) [(set (match_dup 3) (minus:SI (minus:SI (match_dup 1) (match_dup 2))
...@@ -7899,8 +7899,8 @@ ...@@ -7899,8 +7899,8 @@
(set_attr "length" "1,2")]) (set_attr "length" "1,2")])
(define_split (define_split
[(set (match_operand:TF 0 "register_operand" "=e,e") [(set (match_operand:TF 0 "register_operand" "")
(abs:TF (match_operand:TF 1 "register_operand" "0,e")))] (abs:TF (match_operand:TF 1 "register_operand" "")))]
"TARGET_FPU "TARGET_FPU
&& ! TARGET_V9 && ! TARGET_V9
&& reload_completed && reload_completed
...@@ -7940,8 +7940,8 @@ ...@@ -7940,8 +7940,8 @@
(set_attr "length" "1,2")]) (set_attr "length" "1,2")])
(define_split (define_split
[(set (match_operand:TF 0 "register_operand" "=e,e") [(set (match_operand:TF 0 "register_operand" "")
(abs:TF (match_operand:TF 1 "register_operand" "0,e")))] (abs:TF (match_operand:TF 1 "register_operand" "")))]
"TARGET_FPU "TARGET_FPU
&& TARGET_V9 && TARGET_V9
&& reload_completed && reload_completed
...@@ -7974,8 +7974,8 @@ ...@@ -7974,8 +7974,8 @@
(set_attr "length" "1,2")]) (set_attr "length" "1,2")])
(define_split (define_split
[(set (match_operand:DF 0 "register_operand" "=e,e") [(set (match_operand:DF 0 "register_operand" "")
(abs:DF (match_operand:DF 1 "register_operand" "0,e")))] (abs:DF (match_operand:DF 1 "register_operand" "")))]
"TARGET_FPU "TARGET_FPU
&& ! TARGET_V9 && ! TARGET_V9
&& reload_completed && reload_completed
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment