Skip to content

R
riscv-gcc-1
Commit f3f69b68 by Torbjorn Granlund
Options

(__udivsi3): Use faster tstw instead of btst. 

From-SVN: r12407
parent 122a73f6
Showing with 1 additions and 1 deletions
gcc/config/m68k/lb1sf68.asm
...@@ -326,7 +326,7 @@ L4: lsrl IMM (1), d1 /* shift divisor */ ...@@ -326,7 +326,7 @@ L4: lsrl IMM (1), d1 /* shift divisor */
swap d2 swap d2
mulu d0, d2 /* high part, at most 17 bits */ mulu d0, d2 /* high part, at most 17 bits */
swap d2 /* align high part with low part */ swap d2 /* align high part with low part */
btst IMM (0), d2 /* high part 17 bits? */ tstw d2 /* high part 17 bits? */
jne L5 /* if 17 bits, quotient was too large */ jne L5 /* if 17 bits, quotient was too large */
addl d2, d1 /* add parts */ addl d2, d1 /* add parts */
jcs L5 /* if sum is 33 bits, quotient was too large */ jcs L5 /* if sum is 33 bits, quotient was too large */
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment