Skip to content

R
riscv-gcc-1
Commit e96ccb30 by Uros Bizjak
Options

i386.md (ffs<mode>2): Macroize expander from ffs_cmove and ffsdi2 using SWI48 mode iterator. 

	* config/i386/i386.md (ffs<mode>2): Macroize expander from ffs_cmove
	and ffsdi2 using SWI48 mode iterator.  Expand SImode insn through
	ffsi2_no_cmove for !TARGET_CMOVE.
	(ffssi2_no_cmove): Rename from *ffs_no_cmove.  Make public.
	(ffssi2): Remove expander.
	(*ffs<mode>_1): Macroize insn from *ffs{si,di} using SWI48
	mode iterator.
	(ctz<mode>2): Ditto from ctz{si,di}2.
	(clz<mode>2): Macroize expander from ctz{hi,si,di}2 using SWI248
	mode iterator.
	(clz<mode>2_abm): Macroize insn from clz{hi,si,di}2_abm using SWI248
	mode iterator.

From-SVN: r158569
parent 4c0ab69d
Showing with 142 additions and 228 deletions
gcc/ChangeLog
2010-04-20 Uros Bizjak <ubizjak@gmail.com>
* config/i386/i386.md (ffs<mode>2): Macroize expander from ffs_cmove
and ffsdi2 using SWI48 mode iterator. Expand SImode insn through
ffsi2_no_cmove for !TARGET_CMOVE.
(ffssi2_no_cmove): Rename from *ffs_no_cmove. Make public.
(ffssi2): Remove expander.
(*ffs<mode>_1): Macroize insn from *ffs{si,di} using SWI48
mode iterator.
(ctz<mode>2): Ditto from ctz{si,di}2.
(clz<mode>2): Macroize expander from ctz{hi,si,di}2 using SWI248
mode iterator.
(clz<mode>2_abm): Macroize insn from clz{hi,si,di}2_abm using SWI248
mode iterator.
2010-04-20 Jakub Jelinek <jakub@redhat.com> 2010-04-20 Jakub Jelinek <jakub@redhat.com>
* dwarf2out.c (AT_linkage_name): Define. * dwarf2out.c (AT_linkage_name): Define.
...@@ -33,13 +48,13 @@ ...@@ -33,13 +48,13 @@
* cgraph.c (cgraph_remove_node): Kill bodies in other partitoin. * cgraph.c (cgraph_remove_node): Kill bodies in other partitoin.
(dump_cgraph_node): Dump new flags. (dump_cgraph_node): Dump new flags.
* cgraph.h (struct cgraph_node): Add flags reachable_from_other_partition * cgraph.h (struct cgraph_node): Add flags
and in_other_partition. reachable_from_other_partition and in_other_partition.
(cgraph_can_remove_if_no_direct_calls_p): Functions used by other partition (cgraph_can_remove_if_no_direct_calls_p): Functions used by
can not be removed. other partition can not be removed.
* cgraphunit.c (cgraph_mark_functions_to_output): Functions used by the other * cgraphunit.c (cgraph_mark_functions_to_output): Functions used by
partition must be output; silence sanity checking on leaking functions the other partition must be output; silence sanity checking on
bodies from other paritition. leaking functions bodies from other paritition.
* lto-cgraph.c (reachable_from_other_partition_p): New function. * lto-cgraph.c (reachable_from_other_partition_p): New function.
(lto_output_node): Output new flags; do not sanity check that inline (lto_output_node): Output new flags; do not sanity check that inline
clones are output; drop lto_forced_extern_inline_p code; do not mock clones are output; drop lto_forced_extern_inline_p code; do not mock
...@@ -65,8 +80,7 @@ ...@@ -65,8 +80,7 @@
2010-04-20 Richard Guenther <rguenther@suse.de> 2010-04-20 Richard Guenther <rguenther@suse.de>
* tree-ssa-structalias.c (do_structure_copy): Properly handle * tree-ssa-structalias.c (do_structure_copy): Properly handle DEREF.
DEREF.
(dump_sa_points_to_info): Remove asserts. (dump_sa_points_to_info): Remove asserts.
(init_base_vars): nothing_id isn't an escape point nor does it (init_base_vars): nothing_id isn't an escape point nor does it
have pointers. have pointers.
...@@ -133,8 +147,8 @@ ...@@ -133,8 +147,8 @@
2010-04-19 Jakub Jelinek <jakub@redhat.com> 2010-04-19 Jakub Jelinek <jakub@redhat.com>
* dwarf2out.c (lower_bound_default): For DW_LANG_Python return * dwarf2out.c (lower_bound_default): For DW_LANG_Python return 0
0 for -gdwarf-4. for -gdwarf-4.
PR middle-end/43337 PR middle-end/43337
* tree-nested.c (convert_nonlocal_omp_clauses): OMP_CLAUSE_PRIVATE * tree-nested.c (convert_nonlocal_omp_clauses): OMP_CLAUSE_PRIVATE
...@@ -396,8 +410,7 @@ ...@@ -396,8 +410,7 @@
2010-04-16 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE> 2010-04-16 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
* configure.ac: Check for elf_getshdrstrndx or elf_getshstrndx * configure.ac: Check for elf_getshdrstrndx or elf_getshstrndx flavor.
flavor.
* configure: Regenerate. * configure: Regenerate.
* config.in: Regenerate. * config.in: Regenerate.
* doc/install.texi (Prerequisites): Document that Solaris 2 libelf * doc/install.texi (Prerequisites): Document that Solaris 2 libelf
...@@ -428,8 +441,7 @@ ...@@ -428,8 +441,7 @@
2010-04-16 Diego Novillo <dnovillo@google.com> 2010-04-16 Diego Novillo <dnovillo@google.com>
* doc/invoke.texi: Explain how are unrecognized -Wno- warnings * doc/invoke.texi: Explain how are unrecognized -Wno- warnings handled.
handled.
2010-04-16 Bernd Schmidt <bernds@codesourcery.com> 2010-04-16 Bernd Schmidt <bernds@codesourcery.com>
...@@ -559,8 +571,7 @@ ...@@ -559,8 +571,7 @@
(dump_points_to_solution): Likewise. (dump_points_to_solution): Likewise.
* tree-dfa.c (dump_variable): Also dump DECL_PT_UID. * tree-dfa.c (dump_variable): Also dump DECL_PT_UID.
* tree-inline.c (remap_ssa_name): Copy IPA points-to solution. * tree-inline.c (remap_ssa_name): Copy IPA points-to solution.
(remap_gimple_stmt): Reset call clobber/use information if (remap_gimple_stmt): Reset call clobber/use information if necessary.
necessary.
(copy_decl_to_var): Copy DECL_PT_UID. (copy_decl_to_var): Copy DECL_PT_UID.
(copy_result_decl_to_var): Likewise. (copy_result_decl_to_var): Likewise.
* tree.c (make_node_stat): Initialize DECL_PT_UID. * tree.c (make_node_stat): Initialize DECL_PT_UID.
......
gcc/config/i386/i386.md
...@@ -7927,7 +7927,7 @@ ...@@ -7927,7 +7927,7 @@
(use (match_dup 1)) (use (match_dup 1))
(clobber (reg:CC FLAGS_REG))])] (clobber (reg:CC FLAGS_REG))])]
{ {
operands[5] = GEN_INT (GET_MODE_BITSIZE (<MODE>mode) - 1); operands[5] = GEN_INT (GET_MODE_BITSIZE (<MODE>mode)-1);
if (<MODE>mode != HImode if (<MODE>mode != HImode
&& (optimize_function_for_size_p (cfun) || TARGET_USE_CLTD)) && (optimize_function_for_size_p (cfun) || TARGET_USE_CLTD))
...@@ -12175,38 +12175,33 @@ ...@@ -12175,38 +12175,33 @@
"leave" "leave"
[(set_attr "type" "leave")]) [(set_attr "type" "leave")])
(define_expand "ffssi2" ;; Bit manipulation instructions.
[(parallel
[(set (match_operand:SI 0 "register_operand" "")
(ffs:SI (match_operand:SI 1 "nonimmediate_operand" "")))
(clobber (match_scratch:SI 2 ""))
(clobber (reg:CC FLAGS_REG))])]
""
{
if (TARGET_CMOVE)
{
emit_insn (gen_ffs_cmove (operands[0], operands[1]));
DONE;
}
})
(define_expand "ffs_cmove" (define_expand "ffs<mode>2"
[(set (match_dup 2) (const_int -1)) [(set (match_dup 2) (const_int -1))
(parallel [(set (reg:CCZ FLAGS_REG) (parallel [(set (reg:CCZ FLAGS_REG)
(compare:CCZ (match_operand:SI 1 "nonimmediate_operand" "") (compare:CCZ
(match_operand:SWI48 1 "nonimmediate_operand" "")
(const_int 0))) (const_int 0)))
(set (match_operand:SI 0 "register_operand" "") (set (match_operand:SWI48 0 "register_operand" "")
(ctz:SI (match_dup 1)))]) (ctz:SWI48 (match_dup 1)))])
(set (match_dup 0) (if_then_else:SI (set (match_dup 0) (if_then_else:SWI48
(eq (reg:CCZ FLAGS_REG) (const_int 0)) (eq (reg:CCZ FLAGS_REG) (const_int 0))
(match_dup 2) (match_dup 2)
(match_dup 0))) (match_dup 0)))
(parallel [(set (match_dup 0) (plus:SI (match_dup 0) (const_int 1))) (parallel [(set (match_dup 0) (plus:SWI48 (match_dup 0) (const_int 1)))
(clobber (reg:CC FLAGS_REG))])] (clobber (reg:CC FLAGS_REG))])]
"TARGET_CMOVE" ""
"operands[2] = gen_reg_rtx (SImode);") {
if (<MODE>mode == SImode && !TARGET_CMOVE)
{
emit_insn (gen_ffssi2_no_cmove (operands[0], operands [1]));
DONE;
}
operands[2] = gen_reg_rtx (<MODE>mode);
})
(define_insn_and_split "*ffs_no_cmove" (define_insn_and_split "ffssi2_no_cmove"
[(set (match_operand:SI 0 "register_operand" "=r") [(set (match_operand:SI 0 "register_operand" "=r")
(ffs:SI (match_operand:SI 1 "nonimmediate_operand" "rm"))) (ffs:SI (match_operand:SI 1 "nonimmediate_operand" "rm")))
(clobber (match_scratch:SI 2 "=&q")) (clobber (match_scratch:SI 2 "=&q"))
...@@ -12230,93 +12225,68 @@ ...@@ -12230,93 +12225,68 @@
ix86_expand_clear (operands[2]); ix86_expand_clear (operands[2]);
}) })
(define_insn "*ffssi_1" (define_insn "*ffs<mode>_1"
[(set (reg:CCZ FLAGS_REG) [(set (reg:CCZ FLAGS_REG)
(compare:CCZ (match_operand:SI 1 "nonimmediate_operand" "rm") (compare:CCZ (match_operand:SWI48 1 "nonimmediate_operand" "rm")
(const_int 0))) (const_int 0)))
(set (match_operand:SI 0 "register_operand" "=r") (set (match_operand:SWI48 0 "register_operand" "=r")
(ctz:SI (match_dup 1)))] (ctz:SWI48 (match_dup 1)))]
"" ""
"bsf{l}\t{%1, %0|%0, %1}" "bsf{<imodesuffix>}\t{%1, %0|%0, %1}"
[(set_attr "type" "alu1") [(set_attr "type" "alu1")
(set_attr "prefix_0f" "1") (set_attr "prefix_0f" "1")
(set_attr "mode" "SI")]) (set_attr "mode" "<MODE>")])
(define_expand "ffsdi2"
[(set (match_dup 2) (const_int -1))
(parallel [(set (reg:CCZ FLAGS_REG)
(compare:CCZ (match_operand:DI 1 "nonimmediate_operand" "")
(const_int 0)))
(set (match_operand:DI 0 "register_operand" "")
(ctz:DI (match_dup 1)))])
(set (match_dup 0) (if_then_else:DI
(eq (reg:CCZ FLAGS_REG) (const_int 0))
(match_dup 2)
(match_dup 0)))
(parallel [(set (match_dup 0) (plus:DI (match_dup 0) (const_int 1)))
(clobber (reg:CC FLAGS_REG))])]
"TARGET_64BIT"
"operands[2] = gen_reg_rtx (DImode);")
(define_insn "*ffsdi_1"
[(set (reg:CCZ FLAGS_REG)
(compare:CCZ (match_operand:DI 1 "nonimmediate_operand" "rm")
(const_int 0)))
(set (match_operand:DI 0 "register_operand" "=r")
(ctz:DI (match_dup 1)))]
"TARGET_64BIT"
"bsf{q}\t{%1, %0|%0, %1}"
[(set_attr "type" "alu1")
(set_attr "prefix_0f" "1")
(set_attr "mode" "DI")])
(define_insn "ctzsi2" (define_insn "ctz<mode>2"
[(set (match_operand:SI 0 "register_operand" "=r") [(set (match_operand:SWI48 0 "register_operand" "=r")
(ctz:SI (match_operand:SI 1 "nonimmediate_operand" "rm"))) (ctz:SWI48 (match_operand:SWI48 1 "nonimmediate_operand" "rm")))
(clobber (reg:CC FLAGS_REG))] (clobber (reg:CC FLAGS_REG))]
"" ""
"bsf{l}\t{%1, %0|%0, %1}" "bsf{<imodesuffix>}\t{%1, %0|%0, %1}"
[(set_attr "type" "alu1")
(set_attr "prefix_0f" "1")
(set_attr "mode" "SI")])
(define_insn "ctzdi2"
[(set (match_operand:DI 0 "register_operand" "=r")
(ctz:DI (match_operand:DI 1 "nonimmediate_operand" "rm")))
(clobber (reg:CC FLAGS_REG))]
"TARGET_64BIT"
"bsf{q}\t{%1, %0|%0, %1}"
[(set_attr "type" "alu1") [(set_attr "type" "alu1")
(set_attr "prefix_0f" "1") (set_attr "prefix_0f" "1")
(set_attr "mode" "DI")]) (set_attr "mode" "<MODE>")])
(define_expand "clzsi2" (define_expand "clz<mode>2"
[(parallel [(parallel
[(set (match_operand:SI 0 "register_operand" "") [(set (match_operand:SWI248 0 "register_operand" "")
(minus:SI (const_int 31) (minus:SWI248
(clz:SI (match_operand:SI 1 "nonimmediate_operand" "")))) (match_dup 2)
(clz:SWI248 (match_operand:SWI248 1 "nonimmediate_operand" ""))))
(clobber (reg:CC FLAGS_REG))]) (clobber (reg:CC FLAGS_REG))])
(parallel (parallel
[(set (match_dup 0) (xor:SI (match_dup 0) (const_int 31))) [(set (match_dup 0) (xor:SWI248 (match_dup 0) (match_dup 2)))
(clobber (reg:CC FLAGS_REG))])] (clobber (reg:CC FLAGS_REG))])]
"" ""
{ {
if (TARGET_ABM) if (TARGET_ABM)
{ {
emit_insn (gen_clzsi2_abm (operands[0], operands[1])); emit_insn (gen_clz<mode>2_abm (operands[0], operands[1]));
DONE; DONE;
} }
operands[2] = GEN_INT (GET_MODE_BITSIZE (<MODE>mode)-1);
}) })
(define_insn "clzsi2_abm" (define_insn "clz<mode>2_abm"
[(set (match_operand:SI 0 "register_operand" "=r") [(set (match_operand:SWI248 0 "register_operand" "=r")
(clz:SI (match_operand:SI 1 "nonimmediate_operand" "rm"))) (clz:SWI248 (match_operand:SWI248 1 "nonimmediate_operand" "rm")))
(clobber (reg:CC FLAGS_REG))] (clobber (reg:CC FLAGS_REG))]
"TARGET_ABM" "TARGET_ABM"
"lzcnt{l}\t{%1, %0|%0, %1}" "lzcnt{<imodesuffix>}\t{%1, %0|%0, %1}"
[(set_attr "prefix_rep" "1") [(set_attr "prefix_rep" "1")
(set_attr "type" "bitmanip") (set_attr "type" "bitmanip")
(set_attr "mode" "SI")]) (set_attr "mode" "<MODE>")])
(define_insn "bsr_rex64"
[(set (match_operand:DI 0 "register_operand" "=r")
(minus:DI (const_int 63)
(clz:DI (match_operand:DI 1 "nonimmediate_operand" "rm"))))
(clobber (reg:CC FLAGS_REG))]
"TARGET_64BIT"
"bsr{q}\t{%1, %0|%0, %1}"
[(set_attr "type" "alu1")
(set_attr "prefix_0f" "1")
(set_attr "mode" "DI")])
(define_insn "bsr" (define_insn "bsr"
[(set (match_operand:SI 0 "register_operand" "=r") [(set (match_operand:SI 0 "register_operand" "=r")
...@@ -12329,6 +12299,17 @@ ...@@ -12329,6 +12299,17 @@
(set_attr "prefix_0f" "1") (set_attr "prefix_0f" "1")
(set_attr "mode" "SI")]) (set_attr "mode" "SI")])
(define_insn "*bsrhi"
[(set (match_operand:HI 0 "register_operand" "=r")
(minus:HI (const_int 15)
(clz:HI (match_operand:HI 1 "nonimmediate_operand" "rm"))))
(clobber (reg:CC FLAGS_REG))]
""
"bsr{w}\t{%1, %0|%0, %1}"
[(set_attr "type" "alu1")
(set_attr "prefix_0f" "1")
(set_attr "mode" "HI")])
(define_insn "popcount<mode>2" (define_insn "popcount<mode>2"
[(set (match_operand:SWI248 0 "register_operand" "=r") [(set (match_operand:SWI248 0 "register_operand" "=r")
(popcount:SWI248 (popcount:SWI248
...@@ -12385,6 +12366,12 @@ ...@@ -12385,6 +12366,12 @@
(set_attr "type" "bitmanip") (set_attr "type" "bitmanip")
(set_attr "mode" "SI")]) (set_attr "mode" "SI")])
(define_expand "bswapdi2"
[(set (match_operand:DI 0 "register_operand" "")
(bswap:DI (match_operand:DI 1 "register_operand" "")))]
"TARGET_64BIT"
"")
(define_expand "bswapsi2" (define_expand "bswapsi2"
[(set (match_operand:SI 0 "register_operand" "") [(set (match_operand:SI 0 "register_operand" "")
(bswap:SI (match_operand:SI 1 "register_operand" "")))] (bswap:SI (match_operand:SI 1 "register_operand" "")))]
...@@ -12402,6 +12389,22 @@ ...@@ -12402,6 +12389,22 @@
} }
}) })
(define_insn "*bswapdi_movbe"
[(set (match_operand:DI 0 "nonimmediate_operand" "=r,r,m")
(bswap:DI (match_operand:DI 1 "nonimmediate_operand" "0,m,r")))]
"TARGET_64BIT && TARGET_MOVBE
&& !(MEM_P (operands[0]) && MEM_P (operands[1]))"
"@
bswap\t%0
movbe\t{%1, %0|%0, %1}
movbe\t{%1, %0|%0, %1}"
[(set_attr "type" "*,imov,imov")
(set_attr "modrm" "*,1,1")
(set_attr "prefix_0f" "1")
(set_attr "prefix_extra" "*,1,1")
(set_attr "length" "3,*,*")
(set_attr "mode" "DI")])
(define_insn "*bswapsi_movbe" (define_insn "*bswapsi_movbe"
[(set (match_operand:SI 0 "nonimmediate_operand" "=r,r,m") [(set (match_operand:SI 0 "nonimmediate_operand" "=r,r,m")
(bswap:SI (match_operand:SI 1 "nonimmediate_operand" "0,m,r")))] (bswap:SI (match_operand:SI 1 "nonimmediate_operand" "0,m,r")))]
...@@ -12417,6 +12420,14 @@ ...@@ -12417,6 +12420,14 @@
(set_attr "length" "2,*,*") (set_attr "length" "2,*,*")
(set_attr "mode" "SI")]) (set_attr "mode" "SI")])
(define_insn "*bswapdi_1"
[(set (match_operand:DI 0 "register_operand" "=r")
(bswap:DI (match_operand:DI 1 "register_operand" "0")))]
"TARGET_64BIT"
"bswap\t%0"
[(set_attr "prefix_0f" "1")
(set_attr "length" "3")])
(define_insn "*bswapsi_1" (define_insn "*bswapsi_1"
[(set (match_operand:SI 0 "register_operand" "=r") [(set (match_operand:SI 0 "register_operand" "=r")
(bswap:SI (match_operand:SI 1 "register_operand" "0")))] (bswap:SI (match_operand:SI 1 "register_operand" "0")))]
...@@ -12445,114 +12456,6 @@ ...@@ -12445,114 +12456,6 @@
[(set_attr "length" "4") [(set_attr "length" "4")
(set_attr "mode" "HI")]) (set_attr "mode" "HI")])
(define_expand "bswapdi2"
[(set (match_operand:DI 0 "register_operand" "")
(bswap:DI (match_operand:DI 1 "register_operand" "")))]
"TARGET_64BIT"
"")
(define_insn "*bswapdi_movbe"
[(set (match_operand:DI 0 "nonimmediate_operand" "=r,r,m")
(bswap:DI (match_operand:DI 1 "nonimmediate_operand" "0,m,r")))]
"TARGET_64BIT && TARGET_MOVBE
&& !(MEM_P (operands[0]) && MEM_P (operands[1]))"
"@
bswap\t%0
movbe\t{%1, %0|%0, %1}
movbe\t{%1, %0|%0, %1}"
[(set_attr "type" "*,imov,imov")
(set_attr "modrm" "*,1,1")
(set_attr "prefix_0f" "1")
(set_attr "prefix_extra" "*,1,1")
(set_attr "length" "3,*,*")
(set_attr "mode" "DI")])
(define_insn "*bswapdi_1"
[(set (match_operand:DI 0 "register_operand" "=r")
(bswap:DI (match_operand:DI 1 "register_operand" "0")))]
"TARGET_64BIT"
"bswap\t%0"
[(set_attr "prefix_0f" "1")
(set_attr "length" "3")])
(define_expand "clzdi2"
[(parallel
[(set (match_operand:DI 0 "register_operand" "")
(minus:DI (const_int 63)
(clz:DI (match_operand:DI 1 "nonimmediate_operand" ""))))
(clobber (reg:CC FLAGS_REG))])
(parallel
[(set (match_dup 0) (xor:DI (match_dup 0) (const_int 63)))
(clobber (reg:CC FLAGS_REG))])]
"TARGET_64BIT"
{
if (TARGET_ABM)
{
emit_insn (gen_clzdi2_abm (operands[0], operands[1]));
DONE;
}
})
(define_insn "clzdi2_abm"
[(set (match_operand:DI 0 "register_operand" "=r")
(clz:DI (match_operand:DI 1 "nonimmediate_operand" "rm")))
(clobber (reg:CC FLAGS_REG))]
"TARGET_64BIT && TARGET_ABM"
"lzcnt{q}\t{%1, %0|%0, %1}"
[(set_attr "prefix_rep" "1")
(set_attr "type" "bitmanip")
(set_attr "mode" "DI")])
(define_insn "bsr_rex64"
[(set (match_operand:DI 0 "register_operand" "=r")
(minus:DI (const_int 63)
(clz:DI (match_operand:DI 1 "nonimmediate_operand" "rm"))))
(clobber (reg:CC FLAGS_REG))]
"TARGET_64BIT"
"bsr{q}\t{%1, %0|%0, %1}"
[(set_attr "type" "alu1")
(set_attr "prefix_0f" "1")
(set_attr "mode" "DI")])
(define_expand "clzhi2"
[(parallel
[(set (match_operand:HI 0 "register_operand" "")
(minus:HI (const_int 15)
(clz:HI (match_operand:HI 1 "nonimmediate_operand" ""))))
(clobber (reg:CC FLAGS_REG))])
(parallel
[(set (match_dup 0) (xor:HI (match_dup 0) (const_int 15)))
(clobber (reg:CC FLAGS_REG))])]
""
{
if (TARGET_ABM)
{
emit_insn (gen_clzhi2_abm (operands[0], operands[1]));
DONE;
}
})
(define_insn "clzhi2_abm"
[(set (match_operand:HI 0 "register_operand" "=r")
(clz:HI (match_operand:HI 1 "nonimmediate_operand" "rm")))
(clobber (reg:CC FLAGS_REG))]
"TARGET_ABM"
"lzcnt{w}\t{%1, %0|%0, %1}"
[(set_attr "prefix_rep" "1")
(set_attr "type" "bitmanip")
(set_attr "mode" "HI")])
(define_insn "*bsrhi"
[(set (match_operand:HI 0 "register_operand" "=r")
(minus:HI (const_int 15)
(clz:HI (match_operand:HI 1 "nonimmediate_operand" "rm"))))
(clobber (reg:CC FLAGS_REG))]
""
"bsr{w}\t{%1, %0|%0, %1}"
[(set_attr "type" "alu1")
(set_attr "prefix_0f" "1")
(set_attr "mode" "HI")])
(define_expand "paritydi2" (define_expand "paritydi2"
[(set (match_operand:DI 0 "register_operand" "") [(set (match_operand:DI 0 "register_operand" "")
(parity:DI (match_operand:DI 1 "register_operand" "")))] (parity:DI (match_operand:DI 1 "register_operand" "")))]
...@@ -12581,6 +12484,25 @@ ...@@ -12581,6 +12484,25 @@
DONE; DONE;
}) })
(define_expand "paritysi2"
[(set (match_operand:SI 0 "register_operand" "")
(parity:SI (match_operand:SI 1 "register_operand" "")))]
"! TARGET_POPCNT"
{
rtx scratch = gen_reg_rtx (QImode);
rtx cond;
emit_insn (gen_paritysi2_cmp (NULL_RTX, NULL_RTX, operands[1]));
cond = gen_rtx_fmt_ee (ORDERED, QImode,
gen_rtx_REG (CCmode, FLAGS_REG),
const0_rtx);
emit_insn (gen_rtx_SET (VOIDmode, scratch, cond));
emit_insn (gen_zero_extendqisi2 (operands[0], scratch));
DONE;
})
(define_insn_and_split "paritydi2_cmp" (define_insn_and_split "paritydi2_cmp"
[(set (reg:CC FLAGS_REG) [(set (reg:CC FLAGS_REG)
(parity:CC (match_operand:DI 3 "register_operand" "0"))) (parity:CC (match_operand:DI 3 "register_operand" "0")))
...@@ -12611,25 +12533,6 @@ ...@@ -12611,25 +12533,6 @@
operands[1] = gen_highpart (SImode, operands[3]); operands[1] = gen_highpart (SImode, operands[3]);
}) })
(define_expand "paritysi2"
[(set (match_operand:SI 0 "register_operand" "")
(parity:SI (match_operand:SI 1 "register_operand" "")))]
"! TARGET_POPCNT"
{
rtx scratch = gen_reg_rtx (QImode);
rtx cond;
emit_insn (gen_paritysi2_cmp (NULL_RTX, NULL_RTX, operands[1]));
cond = gen_rtx_fmt_ee (ORDERED, QImode,
gen_rtx_REG (CCmode, FLAGS_REG),
const0_rtx);
emit_insn (gen_rtx_SET (VOIDmode, scratch, cond));
emit_insn (gen_zero_extendqisi2 (operands[0], scratch));
DONE;
})
(define_insn_and_split "paritysi2_cmp" (define_insn_and_split "paritysi2_cmp"
[(set (reg:CC FLAGS_REG) [(set (reg:CC FLAGS_REG)
(parity:CC (match_operand:SI 2 "register_operand" "0"))) (parity:CC (match_operand:SI 2 "register_operand" "0")))
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment