Skip to content

R
riscv-gcc-1
Commit dfad12b5 by Richard Sandiford Committed by Richard Sandiford
Options

mips.h: Tweak various comments. 

	* config/mips/mips.h: Tweak various comments.
	* config/mips/mips.c: Likewise.

From-SVN: r70360
parent e3f049a8
Showing with 102 additions and 342 deletions
gcc/ChangeLog
2003-08-12 Richard Sandiford <rsandifo@redhat.com>
* config/mips/mips.h: Tweak various comments.
* config/mips/mips.c: Likewise.
2003-08-11 James E Wilson <wilson@tuliptree.org> 2003-08-11 James E Wilson <wilson@tuliptree.org>
PR optimization/11319 PR optimization/11319
......
gcc/config/mips/mips.c
/* Subroutines for insn-output.c for MIPS /* Subroutines used for MIPS code generation.
Copyright (C) 1989, 1990, 1991, 1993, 1994, 1995, 1996, 1997, 1998, Copyright (C) 1989, 1990, 1991, 1993, 1994, 1995, 1996, 1997, 1998,
1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc. 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.
Contributed by A. Lichnewsky, lich@inria.inria.fr. Contributed by A. Lichnewsky, lich@inria.inria.fr.
...@@ -310,8 +310,7 @@ struct mips_frame_info GTY(()) ...@@ -310,8 +310,7 @@ struct mips_frame_info GTY(())
struct machine_function GTY(()) { struct machine_function GTY(()) {
/* Pseudo-reg holding the address of the current function when /* Pseudo-reg holding the address of the current function when
generating embedded PIC code. Created by LEGITIMIZE_ADDRESS, generating embedded PIC code. */
used by mips_finalize_pic if it was created. */
rtx embedded_pic_fnaddr_rtx; rtx embedded_pic_fnaddr_rtx;
/* Pseudo-reg holding the value of $28 in a mips16 function which /* Pseudo-reg holding the value of $28 in a mips16 function which
...@@ -436,9 +435,7 @@ struct mips_integer_op { ...@@ -436,9 +435,7 @@ struct mips_integer_op {
/* Global variables for machine-dependent things. */ /* Global variables for machine-dependent things. */
/* Threshold for data being put into the small data/bss area, instead /* Threshold for data being put into the small data/bss area, instead
of the normal data area (references to the small data/bss area take of the normal data area. */
1 instruction, and use the global pointer, references to the normal
data area takes 2 instructions). */
int mips_section_threshold = -1; int mips_section_threshold = -1;
/* Count the number of .file directives, so that .loc is up to date. */ /* Count the number of .file directives, so that .loc is up to date. */
...@@ -491,10 +488,10 @@ const struct mips_cpu_info *mips_arch_info; ...@@ -491,10 +488,10 @@ const struct mips_cpu_info *mips_arch_info;
enum processor_type mips_tune; enum processor_type mips_tune;
const struct mips_cpu_info *mips_tune_info; const struct mips_cpu_info *mips_tune_info;
/* which instruction set architecture to use. */ /* Which instruction set architecture to use. */
int mips_isa; int mips_isa;
/* which abi to use. */ /* Which ABI to use. */
int mips_abi; int mips_abi;
/* Strings to hold which cpu and instruction set architecture to use. */ /* Strings to hold which cpu and instruction set architecture to use. */
...@@ -1320,8 +1317,7 @@ const_arith_operand (op, mode) ...@@ -1320,8 +1317,7 @@ const_arith_operand (op, mode)
} }
/* Return truth value of whether OP can be used as an operands /* Return true if OP is a register operand or a signed 16-bit constant. */
where a 16 bit integer is needed */
int int
arith_operand (op, mode) arith_operand (op, mode)
...@@ -1342,8 +1338,8 @@ small_int (op, mode) ...@@ -1342,8 +1338,8 @@ small_int (op, mode)
} }
/* Return truth value of whether OP is a register or the constant 0. /* Return truth value of whether OP is a register or the constant 0.
In mips16 mode, we only accept a register, since the mips16 does Do not accept 0 in mips16 mode since $0 is not one of the core 8
not have $0. */ registers. */
int int
reg_or_0_operand (op, mode) reg_or_0_operand (op, mode)
...@@ -1542,7 +1538,7 @@ consttable_operand (op, mode) ...@@ -1542,7 +1538,7 @@ consttable_operand (op, mode)
return CONSTANT_P (op); return CONSTANT_P (op);
} }
/* Returns 1 if OP is a symbolic operand, i.e. a symbol_ref or a label_ref, /* Return 1 if OP is a symbolic operand, i.e. a symbol_ref or a label_ref,
possibly with an offset. */ possibly with an offset. */
int int
...@@ -2058,7 +2054,7 @@ mips_legitimize_move (mode, dest, src) ...@@ -2058,7 +2054,7 @@ mips_legitimize_move (mode, dest, src)
/* Convert GOT and GP-relative accesses back into their original form. /* Convert GOT and GP-relative accesses back into their original form.
Used by bothh TARGET_DELEGITIMIZE_ADDRESS and FIND_BASE_TERM. */ Used by both TARGET_DELEGITIMIZE_ADDRESS and FIND_BASE_TERM. */
rtx rtx
mips_delegitimize_address (x) mips_delegitimize_address (x)
...@@ -2318,8 +2314,8 @@ mips_rtx_costs (x, code, outer_code, total) ...@@ -2318,8 +2314,8 @@ mips_rtx_costs (x, code, outer_code, total)
*total = COSTS_N_INSNS (1); *total = COSTS_N_INSNS (1);
return true; return true;
} }
/* We can use cmpi for an xor with an unsigned 16 bit value. */
/* We can use cmpi for an xor with an unsigned 16 bit value. */
if ((outer_code) == XOR if ((outer_code) == XOR
&& INTVAL (x) >= 0 && INTVAL (x) < 0x10000) && INTVAL (x) >= 0 && INTVAL (x) < 0x10000)
{ {
...@@ -3248,7 +3244,7 @@ gen_conditional_branch (operands, test_code) ...@@ -3248,7 +3244,7 @@ gen_conditional_branch (operands, test_code)
} }
/* Emit the common code for conditional moves. OPERANDS is the array /* Emit the common code for conditional moves. OPERANDS is the array
of operands passed to the conditional move defined_expand. */ of operands passed to the conditional move define_expand. */
void void
gen_conditional_move (operands) gen_conditional_move (operands)
...@@ -3334,8 +3330,8 @@ gen_conditional_move (operands) ...@@ -3334,8 +3330,8 @@ gen_conditional_move (operands)
operands[2], operands[3]))); operands[2], operands[3])));
} }
/* Emit the common code for conditional moves. OPERANDS is the array /* Emit a conditional trap. OPERANDS is the array of operands passed to
of operands passed to the conditional move defined_expand. */ the conditional_trap expander. */
void void
mips_gen_conditional_trap (operands) mips_gen_conditional_trap (operands)
...@@ -3379,7 +3375,7 @@ mips_gen_conditional_trap (operands) ...@@ -3379,7 +3375,7 @@ mips_gen_conditional_trap (operands)
function, ARGS_SIZE is the size of the arguments and AUX is function, ARGS_SIZE is the size of the arguments and AUX is
the value passed to us by mips_function_arg. SIBCALL_P is true the value passed to us by mips_function_arg. SIBCALL_P is true
if we are expanding a sibling call, false if we're expanding if we are expanding a sibling call, false if we're expanding
normal call. */ a normal call. */
void void
mips_expand_call (result, addr, args_size, aux, sibcall_p) mips_expand_call (result, addr, args_size, aux, sibcall_p)
...@@ -4473,11 +4469,11 @@ mips_va_arg (valist, type) ...@@ -4473,11 +4469,11 @@ mips_va_arg (valist, type)
TOP be the top of the register save area; TOP be the top of the register save area;
OFF be the offset from TOP of the next register; OFF be the offset from TOP of the next register;
ADDR_RTX be the address of the argument; and ADDR_RTX be the address of the argument;
RSIZE be the number of bytes used to store the argument RSIZE be the number of bytes used to store the argument
when it's in the register save area when it's in the register save area;
OSIZE be the number of bytes used to store it when it's OSIZE be the number of bytes used to store it when it's
in the stack overflow area in the stack overflow area; and
PADDING be (BYTES_BIG_ENDIAN ? OSIZE - RSIZE : 0) PADDING be (BYTES_BIG_ENDIAN ? OSIZE - RSIZE : 0)
The code we want is: The code we want is:
...@@ -5040,12 +5036,7 @@ override_options () ...@@ -5040,12 +5036,7 @@ override_options ()
mips_dbx_regno[HI_REGNUM] = MD_DBX_FIRST + 0; mips_dbx_regno[HI_REGNUM] = MD_DBX_FIRST + 0;
mips_dbx_regno[LO_REGNUM] = MD_DBX_FIRST + 1; mips_dbx_regno[LO_REGNUM] = MD_DBX_FIRST + 1;
/* Set up array giving whether a given register can hold a given mode. /* Set up array giving whether a given register can hold a given mode. */
At present, restrict ints from being in FP registers, because reload
is a little enthusiastic about storing extra values in FP registers,
and this is not good for things like OS kernels. Also, due to the
mandatory delay, it is as fast to load from cached memory as to move
from the FP register. */
for (mode = VOIDmode; for (mode = VOIDmode;
mode != MAX_MACHINE_MODE; mode != MAX_MACHINE_MODE;
...@@ -5249,31 +5240,11 @@ mips_debugger_offset (addr, offset) ...@@ -5249,31 +5240,11 @@ mips_debugger_offset (addr, offset)
return offset; return offset;
} }
/* A C compound statement to output to stdio stream STREAM the /* Implement the PRINT_OPERAND macro. The MIPS-specific operand codes are:
assembler syntax for an instruction operand X. X is an RTL
expression. 'X' OP is CONST_INT, prints 32 bits in hexadecimal format = "0x%08x",
'x' OP is CONST_INT, prints 16 bits in hexadecimal format = "0x%04x",
CODE is a value that can be used to specify one of several ways 'h' OP is HIGH, prints %hi(X),
of printing the operand. It is used when identical operands
must be printed differently depending on the context. CODE
comes from the `%' specification that was used to request
printing of the operand. If the specification was just `%DIGIT'
then CODE is 0; if the specification was `%LTR DIGIT' then CODE
is the ASCII code for LTR.
If X is a register, this macro should print the register's name.
The names can be found in an array `reg_names' whose type is
`char *[]'. `reg_names' is initialized from `REGISTER_NAMES'.
When the machine description has a specification `%PUNCT' (a `%'
followed by a punctuation character), this macro is called with
a null pointer for X and the punctuation character for CODE.
The MIPS specific codes are:
'X' X is CONST_INT, prints 32 bits in hexadecimal format = "0x%08x",
'x' X is CONST_INT, prints 16 bits in hexadecimal format = "0x%04x",
'h' X is HIGH, prints %hi(X),
'd' output integer constant in decimal, 'd' output integer constant in decimal,
'z' if the operand is 0, use $0 instead of normal operand. 'z' if the operand is 0, use $0 instead of normal operand.
'D' print second part of double-word register or memory operand. 'D' print second part of double-word register or memory operand.
...@@ -5283,13 +5254,16 @@ mips_debugger_offset (addr, offset) ...@@ -5283,13 +5254,16 @@ mips_debugger_offset (addr, offset)
'F' print part of opcode for a floating-point branch condition. 'F' print part of opcode for a floating-point branch condition.
'N' print part of opcode for a branch condition, inverted. 'N' print part of opcode for a branch condition, inverted.
'W' print part of opcode for a floating-point branch condition, inverted. 'W' print part of opcode for a floating-point branch condition, inverted.
'S' X is CODE_LABEL, print with prefix of "LS" (for embedded switch). 'S' OP is CODE_LABEL, print with prefix of "LS" (for embedded switch).
'B' print 'z' for EQ, 'n' for NE 'B' print 'z' for EQ, 'n' for NE
'b' print 'n' for EQ, 'z' for NE 'b' print 'n' for EQ, 'z' for NE
'T' print 'f' for EQ, 't' for NE 'T' print 'f' for EQ, 't' for NE
't' print 't' for EQ, 'f' for NE 't' print 't' for EQ, 'f' for NE
'Z' print register and a comma, but print nothing for $fcc0 'Z' print register and a comma, but print nothing for $fcc0
'R' print the reloc associated with LO_SUM 'R' print the reloc associated with LO_SUM
The punctuation characters are:
'(' Turn on .set noreorder '(' Turn on .set noreorder
')' Turn on .set reorder ')' Turn on .set reorder
'[' Turn on .set noat '[' Turn on .set noat
...@@ -5911,13 +5885,7 @@ mips_output_ascii (stream, string_param, len) ...@@ -5911,13 +5885,7 @@ mips_output_ascii (stream, string_param, len)
fprintf (stream, "\"\n"); fprintf (stream, "\"\n");
} }
/* Output at beginning of assembler file. /* Implement TARGET_ASM_FILE_START. */
If we are optimizing to use the global pointer, create a temporary file to
hold all of the text stuff, and write it out to the end. This is needed
because the MIPS assembler is evidently one pass, and if it hasn't seen the
relevant .comm/.lcomm/.extern/.sdata declaration when the code is
processed, it generates a two instruction sequence. */
static void static void
mips_file_start () mips_file_start ()
...@@ -6007,10 +5975,8 @@ mips_output_aligned_bss (stream, decl, name, size, align) ...@@ -6007,10 +5975,8 @@ mips_output_aligned_bss (stream, decl, name, size, align)
} }
#endif #endif
/* If we are optimizing the global pointer, emit the text section now and any /* Implement TARGET_ASM_FILE_END. When using assembler macros, emit
small externs which did not have .comm, etc that are needed. Also, give a .externs for any small-data variables that turned out to be external. */
warning if the data area is more than 32K and -pic because 3 instructions
are needed to reference the data pointers. */
static void static void
mips_file_end () mips_file_end ()
...@@ -7827,11 +7793,10 @@ mips_encode_section_info (decl, rtl, first) ...@@ -7827,11 +7793,10 @@ mips_encode_section_info (decl, rtl, first)
default_encode_section_info (decl, rtl, first); default_encode_section_info (decl, rtl, first);
} }
/* Return register to use for a function return value with VALTYPE for /* Implement FUNCTION_VALUE and LIBCALL_VALUE. For normal calls,
function FUNC. MODE is used instead of VALTYPE for LIBCALLs. */ VALTYPE is the return type and MODE is VOIDmode. For libcalls,
VALTYPE is null and MODE is the mode of the return value. */
rtx rtx
mips_function_value (valtype, func, mode) mips_function_value (valtype, func, mode)
...@@ -9908,6 +9873,9 @@ mips_adjust_cost (insn, link, dep, cost) ...@@ -9908,6 +9873,9 @@ mips_adjust_cost (insn, link, dep, cost)
return cost; return cost;
} }
/* Implement HARD_REGNO_NREGS. The size of FP registers are controlled
by UNITS_PER_FPREG. All other registers are word sized. */
unsigned int unsigned int
mips_hard_regno_nregs (regno, mode) mips_hard_regno_nregs (regno, mode)
int regno; int regno;
...@@ -9919,15 +9887,16 @@ mips_hard_regno_nregs (regno, mode) ...@@ -9919,15 +9887,16 @@ mips_hard_regno_nregs (regno, mode)
return ((GET_MODE_SIZE (mode) + UNITS_PER_FPREG - 1) / UNITS_PER_FPREG); return ((GET_MODE_SIZE (mode) + UNITS_PER_FPREG - 1) / UNITS_PER_FPREG);
} }
/* Implement RETURN_IN_MEMORY. Under the old (i.e., 32 and O64 ABIs)
all BLKmode objects are returned in memory. Under the new (N32 and
64-bit MIPS ABIs) small structures are returned in a register.
Objects with varying size must still be returned in memory, of
course. */
int int
mips_return_in_memory (type) mips_return_in_memory (type)
tree type; tree type;
{ {
/* Under the old (i.e., 32 and O64 ABIs) all BLKmode objects are
returned in memory. Under the new (N32 and 64-bit MIPS ABIs) small
structures are returned in a register. Objects with varying size
must still be returned in memory, of course. */
if (mips_abi == ABI_32 || mips_abi == ABI_O64) if (mips_abi == ABI_32 || mips_abi == ABI_O64)
return (TYPE_MODE (type) == BLKmode); return (TYPE_MODE (type) == BLKmode);
else else
......
gcc/config/mips/mips.h
...@@ -925,21 +925,12 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -925,21 +925,12 @@ extern const struct mips_cpu_info *mips_tune_info;
two-instruction gap. */ two-instruction gap. */
#define ISA_HAS_HILO_INTERLOCKS (TARGET_MIPS5500 || TARGET_SB1) #define ISA_HAS_HILO_INTERLOCKS (TARGET_MIPS5500 || TARGET_SB1)
/* Switch Recognition by gcc.c. Add -G xx support */ /* Add -G xx support. */
#undef SWITCH_TAKES_ARG #undef SWITCH_TAKES_ARG
#define SWITCH_TAKES_ARG(CHAR) \ #define SWITCH_TAKES_ARG(CHAR) \
(DEFAULT_SWITCH_TAKES_ARG (CHAR) || (CHAR) == 'G') (DEFAULT_SWITCH_TAKES_ARG (CHAR) || (CHAR) == 'G')
/* Sometimes certain combinations of command options do not make sense
on a particular target machine. You can define a macro
`OVERRIDE_OPTIONS' to take account of this. This macro, if
defined, is executed once just after all the command options have
been parsed.
On the MIPS, it is used to handle -G. We also use it to set up all
of the tables referenced in the other macros. */
#define OVERRIDE_OPTIONS override_options () #define OVERRIDE_OPTIONS override_options ()
#define CONDITIONAL_REGISTER_USAGE mips_conditional_register_usage () #define CONDITIONAL_REGISTER_USAGE mips_conditional_register_usage ()
...@@ -1208,10 +1199,7 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -1208,10 +1199,7 @@ extern const struct mips_cpu_info *mips_tune_info;
/* How to renumber registers for dbx and gdb. */ /* How to renumber registers for dbx and gdb. */
#define DBX_REGISTER_NUMBER(REGNO) mips_dbx_regno[ (REGNO) ] #define DBX_REGISTER_NUMBER(REGNO) mips_dbx_regno[ (REGNO) ]
/* The mapping from gcc register number to DWARF 2 CFA column number. /* The mapping from gcc register number to DWARF 2 CFA column number. */
This mapping does not allow for tracking register 0, since SGI's broken
dwarf reader thinks column 0 is used for the frame address, but since
register 0 is fixed this is not a problem. */
#define DWARF_FRAME_REGNUM(REG) \ #define DWARF_FRAME_REGNUM(REG) \
(REG == GP_REG_FIRST + 31 ? DWARF_FRAME_RETURN_COLUMN : REG) (REG == GP_REG_FIRST + 31 ? DWARF_FRAME_RETURN_COLUMN : REG)
...@@ -1248,15 +1236,8 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -1248,15 +1236,8 @@ extern const struct mips_cpu_info *mips_tune_info;
/* Target machine storage layout */ /* Target machine storage layout */
/* Define this if most significant bit is lowest numbered
in instructions that operate on numbered bit-fields.
*/
#define BITS_BIG_ENDIAN 0 #define BITS_BIG_ENDIAN 0
/* Define this if most significant byte of a word is the lowest numbered. */
#define BYTES_BIG_ENDIAN (TARGET_BIG_ENDIAN != 0) #define BYTES_BIG_ENDIAN (TARGET_BIG_ENDIAN != 0)
/* Define this if most significant word of a multiword number is the lowest. */
#define WORDS_BIG_ENDIAN (TARGET_BIG_ENDIAN != 0) #define WORDS_BIG_ENDIAN (TARGET_BIG_ENDIAN != 0)
/* Define this to set the endianness to use in libgcc2.c, which can /* Define this to set the endianness to use in libgcc2.c, which can
...@@ -1292,11 +1273,6 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -1292,11 +1273,6 @@ extern const struct mips_cpu_info *mips_tune_info;
/* The number of bytes in a double. */ /* The number of bytes in a double. */
#define UNITS_PER_DOUBLE (TYPE_PRECISION (double_type_node) / BITS_PER_UNIT) #define UNITS_PER_DOUBLE (TYPE_PRECISION (double_type_node) / BITS_PER_UNIT)
/* A C expression for the size in bits of the type `int' on the
target machine. If you don't define this, the default is one
word. */
#define INT_TYPE_SIZE (TARGET_INT64 ? 64 : 32)
/* Tell the preprocessor the maximum size of wchar_t. */ /* Tell the preprocessor the maximum size of wchar_t. */
#ifndef MAX_WCHAR_TYPE_SIZE #ifndef MAX_WCHAR_TYPE_SIZE
#ifndef WCHAR_TYPE_SIZE #ifndef WCHAR_TYPE_SIZE
...@@ -1304,36 +1280,16 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -1304,36 +1280,16 @@ extern const struct mips_cpu_info *mips_tune_info;
#endif #endif
#endif #endif
/* A C expression for the size in bits of the type `short' on the /* Set the sizes of the core types. */
target machine. If you don't define this, the default is half a
word. (If this would be less than one storage unit, it is
rounded up to one unit.) */
#define SHORT_TYPE_SIZE 16 #define SHORT_TYPE_SIZE 16
#define INT_TYPE_SIZE (TARGET_INT64 ? 64 : 32)
/* A C expression for the size in bits of the type `long' on the
target machine. If you don't define this, the default is one
word. */
#define LONG_TYPE_SIZE (TARGET_LONG64 ? 64 : 32) #define LONG_TYPE_SIZE (TARGET_LONG64 ? 64 : 32)
#define MAX_LONG_TYPE_SIZE 64
/* A C expression for the size in bits of the type `long long' on the
target machine. If you don't define this, the default is two
words. */
#define LONG_LONG_TYPE_SIZE 64 #define LONG_LONG_TYPE_SIZE 64
/* A C expression for the size in bits of the type `float' on the #define MAX_LONG_TYPE_SIZE 64
target machine. If you don't define this, the default is one
word. */
#define FLOAT_TYPE_SIZE 32
/* A C expression for the size in bits of the type `double' on the #define FLOAT_TYPE_SIZE 32
target machine. If you don't define this, the default is two
words. */
#define DOUBLE_TYPE_SIZE 64 #define DOUBLE_TYPE_SIZE 64
/* A C expression for the size in bits of the type `long double' on
the target machine. If you don't define this, the default is two
words. */
#define LONG_DOUBLE_TYPE_SIZE \ #define LONG_DOUBLE_TYPE_SIZE \
(mips_abi == ABI_N32 || mips_abi == ABI_64 ? 128 : 64) (mips_abi == ABI_N32 || mips_abi == ABI_64 ? 128 : 64)
...@@ -1376,8 +1332,7 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -1376,8 +1332,7 @@ extern const struct mips_cpu_info *mips_tune_info;
/* There is no point aligning anything to a rounder boundary than this. */ /* There is no point aligning anything to a rounder boundary than this. */
#define BIGGEST_ALIGNMENT LONG_DOUBLE_TYPE_SIZE #define BIGGEST_ALIGNMENT LONG_DOUBLE_TYPE_SIZE
/* Set this nonzero if move instructions will actually fail to work /* All accesses must be aligned. */
when given unaligned data. */
#define STRICT_ALIGNMENT 1 #define STRICT_ALIGNMENT 1
/* Define this if you wish to imitate the way many other C compilers /* Define this if you wish to imitate the way many other C compilers
...@@ -1442,11 +1397,8 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -1442,11 +1397,8 @@ extern const struct mips_cpu_info *mips_tune_info;
#define PAD_VARARGS_DOWN (TARGET_64BIT ? BYTES_BIG_ENDIAN : !BYTES_BIG_ENDIAN) #define PAD_VARARGS_DOWN (TARGET_64BIT ? BYTES_BIG_ENDIAN : !BYTES_BIG_ENDIAN)
/* Define this macro if an argument declared as `char' or `short' in a /* Arguments declared as 'char' or 'short' in a prototype should be
prototype should actually be passed as an `int'. In addition to passed as 'int's. */
avoiding errors in certain cases of mismatch, it also makes for
better code on certain machines. */
#define PROMOTE_PROTOTYPES 1 #define PROMOTE_PROTOTYPES 1
/* Define if operations between registers always perform the operation /* Define if operations between registers always perform the operation
...@@ -1493,26 +1445,22 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -1493,26 +1445,22 @@ extern const struct mips_cpu_info *mips_tune_info;
/* Standard register usage. */ /* Standard register usage. */
/* Number of actual hardware registers. /* Number of hardware registers. We have:
The hardware registers are assigned numbers for the compiler
from 0 to just below FIRST_PSEUDO_REGISTER.
All registers that the compiler knows about must be given numbers,
even those that are not normally considered general registers.
On the Mips, we have 32 integer registers, 32 floating point - 32 integer registers
registers, 8 condition code registers, and the special registers - 32 floating point registers
hi and lo. After that we have 32 COP0 registers, 32 COP2 registers, - 8 condition code registers
and 32 COP3 registers. (COP1 is the floating-point processor.) - 2 accumulator registers (hi and lo)
The 8 condition code registers are only used if mips_isa >= 4. */ - 32 registers each for coprocessors 0, 2 and 3
- 6 dummy entries that were used at various times in the past. */
#define FIRST_PSEUDO_REGISTER 176 #define FIRST_PSEUDO_REGISTER 176
/* 1 for registers that have pervasive standard uses /* By default, fix the kernel registers ($26 and $27), the global
and are not available for the register allocator. pointer ($28) and the stack pointer ($29). This can change
depending on the command-line options.
On the MIPS, see conventions, page D-2 */
/* Regarding coprocessor registers: without evidence to the contrary, Regarding coprocessor registers: without evidence to the contrary,
it's best to assume that each coprocessor register has a unique it's best to assume that each coprocessor register has a unique
use. This can be overridden, in, e.g., override_options() or use. This can be overridden, in, e.g., override_options() or
CONDITIONAL_REGISTER_USAGE should the assumption be inappropriate CONDITIONAL_REGISTER_USAGE should the assumption be inappropriate
...@@ -1537,8 +1485,10 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -1537,8 +1485,10 @@ extern const struct mips_cpu_info *mips_tune_info;
} }
/* Don't mark $31 as a call-clobbered register. The idea is that /* Set up this array for o32 by default.
it's really the call instructions themselves which clobber $31.
Note that we don't mark $31 as a call-clobbered register. The idea is
that it's really the call instructions themselves which clobber $31.
We don't care what the called function does with it afterwards. We don't care what the called function does with it afterwards.
This approach makes it easier to implement sibcalls. Unlike normal This approach makes it easier to implement sibcalls. Unlike normal
...@@ -1564,14 +1514,8 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -1564,14 +1514,8 @@ extern const struct mips_cpu_info *mips_tune_info;
1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 \ 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 \
} }
/* Like `CALL_USED_REGISTERS' but used to overcome a historical
problem which makes CALL_USED_REGISTERS *always* include
all the FIXED_REGISTERS. Until this problem has been
resolved this macro can be used to overcome this situation.
In particular, block_propagate() requires this list
be accurate, or we can remove registers which should be live.
This macro is used in regs_invalidated_by_call. */
/* Define this since $28, though fixed, is call-saved in many ABIs. */
#define CALL_REALLY_USED_REGISTERS \ #define CALL_REALLY_USED_REGISTERS \
{ /* General registers. */ \ { /* General registers. */ \
...@@ -1636,8 +1580,8 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -1636,8 +1580,8 @@ extern const struct mips_cpu_info *mips_tune_info;
#define HI_REGNUM (MD_REG_FIRST + 0) #define HI_REGNUM (MD_REG_FIRST + 0)
#define LO_REGNUM (MD_REG_FIRST + 1) #define LO_REGNUM (MD_REG_FIRST + 1)
/* FPSW_REGNUM is the single condition code used if mips_isa < 4. If /* FPSW_REGNUM is the single condition code used if !ISA_HAS_8CC.
mips_isa >= 4, it should not be used, and an arbitrary ST_REG If ISA_HAS_8CC, it should not be used, and an arbitrary ST_REG
should be used instead. */ should be used instead. */
#define FPSW_REGNUM ST_REG_FIRST #define FPSW_REGNUM ST_REG_FIRST
...@@ -1668,24 +1612,10 @@ extern const struct mips_cpu_info *mips_tune_info; ...@@ -1668,24 +1612,10 @@ extern const struct mips_cpu_info *mips_tune_info;
(COP0_REG_P (REGNO) ? '0' : COP2_REG_P (REGNO) ? '2' \ (COP0_REG_P (REGNO) ? '0' : COP2_REG_P (REGNO) ? '2' \
: COP3_REG_P (REGNO) ? '3' : '?') : COP3_REG_P (REGNO) ? '3' : '?')
/* Return number of consecutive hard regs needed starting at reg REGNO
to hold something of mode MODE.
This is ordinarily the length in words of a value of mode MODE
but can be less for certain modes in special long registers.
On the MIPS, all general registers are one word long. Except on
the R4000 with the FR bit set, the floating point uses register
pairs, with the second register not being allocable. */
#define HARD_REGNO_NREGS(REGNO, MODE) mips_hard_regno_nregs (REGNO, MODE) #define HARD_REGNO_NREGS(REGNO, MODE) mips_hard_regno_nregs (REGNO, MODE)
/* Value is 1 if hard register REGNO can hold a value of machine-mode /* To make the code simpler, HARD_REGNO_MODE_OK just references an
MODE. In 32 bit mode, require that DImode and DFmode be in even
registers. For DImode, this makes some of the insns easier to
write, since you don't have to worry about a DImode value in
registers 3 & 4, producing a result in 4 & 5.
To make the code simpler HARD_REGNO_MODE_OK now just references an
array built in override_options. Because machmodes.h is not yet array built in override_options. Because machmodes.h is not yet
included before this file is processed, the MODE bound can't be included before this file is processed, the MODE bound can't be
expressed here. */ expressed here. */
...@@ -1731,10 +1661,7 @@ extern char mips_hard_regno_mode_ok[][FIRST_PSEUDO_REGISTER]; ...@@ -1731,10 +1661,7 @@ extern char mips_hard_regno_mode_ok[][FIRST_PSEUDO_REGISTER];
/* Register in which static-chain is passed to a function. */ /* Register in which static-chain is passed to a function. */
#define STATIC_CHAIN_REGNUM (GP_REG_FIRST + 2) #define STATIC_CHAIN_REGNUM (GP_REG_FIRST + 2)
/* If the structure value address is not passed in a register, define /* Pass structure addresses as an "invisible" first argument. */
`STRUCT_VALUE' as an expression returning an RTX for the place
where the address is passed. If it returns 0, the address is
passed as an "invisible" first argument. */
#define STRUCT_VALUE 0 #define STRUCT_VALUE 0
/* Mips registers used in prologue/epilogue code when the stack frame /* Mips registers used in prologue/epilogue code when the stack frame
...@@ -2179,13 +2106,6 @@ extern enum reg_class mips_char_to_class[256]; ...@@ -2179,13 +2106,6 @@ extern enum reg_class mips_char_to_class[256];
+ (TARGET_ABICALLS && !TARGET_NEWABI \ + (TARGET_ABICALLS && !TARGET_NEWABI \
? MIPS_STACK_ALIGN (UNITS_PER_WORD) : 0)) ? MIPS_STACK_ALIGN (UNITS_PER_WORD) : 0))
/* The return address for the current frame is in r31 if this is a leaf
function. Otherwise, it is on the stack. It is at a variable offset
from sp/fp/ap, so we define a fake hard register rap which is a
pointer to the return address on the stack. This always gets eliminated
during reload to be either the frame pointer or the stack pointer plus
an offset. */
#define RETURN_ADDR_RTX mips_return_addr #define RETURN_ADDR_RTX mips_return_addr
/* Since the mips16 ISA mode is encoded in the least-significant bit /* Since the mips16 ISA mode is encoded in the least-significant bit
...@@ -2200,33 +2120,7 @@ extern enum reg_class mips_char_to_class[256]; ...@@ -2200,33 +2120,7 @@ extern enum reg_class mips_char_to_class[256];
#define TARGET_PTRMEMFUNC_VBIT_LOCATION ptrmemfunc_vbit_in_delta #define TARGET_PTRMEMFUNC_VBIT_LOCATION ptrmemfunc_vbit_in_delta
/* If defined, this macro specifies a table of register pairs used to /* The eliminations to $17 are only used for mips16 code. See the
eliminate unneeded registers that point into the stack frame. If
it is not defined, the only elimination attempted by the compiler
is to replace references to the frame pointer with references to
the stack pointer.
The definition of this macro is a list of structure
initializations, each of which specifies an original and
replacement register.
On some machines, the position of the argument pointer is not
known until the compilation is completed. In such a case, a
separate hard register must be used for the argument pointer.
This register can be eliminated by replacing it with either the
frame pointer or the argument pointer, depending on whether or not
the frame pointer has been eliminated.
In this case, you might specify:
#define ELIMINABLE_REGS \
{{ARG_POINTER_REGNUM, STACK_POINTER_REGNUM}, \
{ARG_POINTER_REGNUM, FRAME_POINTER_REGNUM}, \
{FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}}
Note that the elimination of the argument pointer with the stack
pointer is specified first since that is the preferred elimination.
The eliminations to $17 are only used on the mips16. See the
definition of HARD_FRAME_POINTER_REGNUM. */ definition of HARD_FRAME_POINTER_REGNUM. */
#define ELIMINABLE_REGS \ #define ELIMINABLE_REGS \
...@@ -2237,82 +2131,37 @@ extern enum reg_class mips_char_to_class[256]; ...@@ -2237,82 +2131,37 @@ extern enum reg_class mips_char_to_class[256];
{ FRAME_POINTER_REGNUM, GP_REG_FIRST + 30}, \ { FRAME_POINTER_REGNUM, GP_REG_FIRST + 30}, \
{ FRAME_POINTER_REGNUM, GP_REG_FIRST + 17}} { FRAME_POINTER_REGNUM, GP_REG_FIRST + 17}}
/* A C expression that returns nonzero if the compiler is allowed to /* We can always eliminate to the hard frame pointer. We can eliminate
try to replace register number FROM-REG with register number to the stack pointer unless a frame pointer is needed.
TO-REG. This macro need only be defined if `ELIMINABLE_REGS' is
defined, and will usually be the constant 1, since most of the In mips16 mode, we need a frame pointer for a large frame; otherwise,
cases preventing register elimination are things that the compiler reload may be unable to compute the address of a local variable,
already knows about. since there is no way to add a large constant to the stack pointer
When not in mips16 and mips64, we can always eliminate to the
frame pointer. We can eliminate to the stack pointer unless
a frame pointer is needed. In mips16 mode, we need a frame
pointer for a large frame; otherwise, reload may be unable
to compute the address of a local variable, since there is
no way to add a large constant to the stack pointer
without using a temporary register. without using a temporary register.
In mips16, for some instructions (eg lwu), we can't eliminate the Also, for some mips16 instructions (eg lwu), we can't eliminate the
frame pointer for the stack pointer. These instructions are frame pointer for the stack pointer. These instructions are
only generated in TARGET_64BIT mode. only generated in TARGET_64BIT mode. */
*/
#define CAN_ELIMINATE(FROM, TO) \ #define CAN_ELIMINATE(FROM, TO) \
(((TO) == HARD_FRAME_POINTER_REGNUM \ ((TO) == HARD_FRAME_POINTER_REGNUM \
|| ((TO) == STACK_POINTER_REGNUM && ! frame_pointer_needed \ || ((TO) == STACK_POINTER_REGNUM && !frame_pointer_needed \
&& ! (TARGET_MIPS16 && TARGET_64BIT) \ && !(TARGET_MIPS16 && TARGET_64BIT) \
&& (! TARGET_MIPS16 \ && (!TARGET_MIPS16 \
|| compute_frame_size (get_frame_size ()) < 32768)))) || compute_frame_size (get_frame_size ()) < 32768)))
#define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \ #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \
(OFFSET) = mips_initial_elimination_offset ((FROM), (TO)) (OFFSET) = mips_initial_elimination_offset ((FROM), (TO))
/* If defined, the maximum amount of space required for outgoing /* Allocate stack space for arguments at the beginning of each function. */
arguments will be computed and placed into the variable
`current_function_outgoing_args_size'. No space will be pushed
onto the stack for each call; instead, the function prologue
should increase the stack frame size by this amount.
It is not proper to define both `PUSH_ROUNDING' and
`ACCUMULATE_OUTGOING_ARGS'. */
#define ACCUMULATE_OUTGOING_ARGS 1 #define ACCUMULATE_OUTGOING_ARGS 1
/* Offset from the argument pointer register to the first argument's /* The argument pointer always points to the first argument. */
address. On some machines it may depend on the data type of the
function.
If `ARGS_GROW_DOWNWARD', this is the offset to the location above
the first argument's address.
On the MIPS, we must skip the first argument position if we are
returning a structure or a union, to account for its address being
passed in $4. However, at the current time, this produces a compiler
that can't bootstrap, so comment it out for now. */
#if 0
#define FIRST_PARM_OFFSET(FNDECL) \
(FNDECL != 0 \
&& TREE_TYPE (FNDECL) != 0 \
&& TREE_TYPE (TREE_TYPE (FNDECL)) != 0 \
&& (TREE_CODE (TREE_TYPE (TREE_TYPE (FNDECL))) == RECORD_TYPE \
|| TREE_CODE (TREE_TYPE (TREE_TYPE (FNDECL))) == UNION_TYPE) \
? UNITS_PER_WORD \
: 0)
#else
#define FIRST_PARM_OFFSET(FNDECL) 0 #define FIRST_PARM_OFFSET(FNDECL) 0
#endif
/* When a parameter is passed in a register, stack space is still /* o32 and o64 reserve stack space for all argument registers. */
allocated for it. For the MIPS, stack space must be allocated, cf #define REG_PARM_STACK_SPACE(FNDECL) \
Asm Lang Prog Guide page 7-8. ((mips_abi == ABI_32 || mips_abi == ABI_O64) \
? (MAX_ARGS_IN_REGISTERS * UNITS_PER_WORD) \
BEWARE that some space is also allocated for non existing arguments
in register. In case an argument list is of form GF used registers
are a0 (a2,a3), but we should push over a1... */
#define REG_PARM_STACK_SPACE(FNDECL) \
((mips_abi == ABI_32 || mips_abi == ABI_O64) \
? (MAX_ARGS_IN_REGISTERS * UNITS_PER_WORD) - FIRST_PARM_OFFSET (FNDECL) \
: 0) : 0)
/* Define this if it is the responsibility of the caller to /* Define this if it is the responsibility of the caller to
...@@ -2327,35 +2176,8 @@ extern enum reg_class mips_char_to_class[256]; ...@@ -2327,35 +2176,8 @@ extern enum reg_class mips_char_to_class[256];
? 64 : 128) ? 64 : 128)
/* A C expression that should indicate the number of bytes of its
own arguments that a function pops on returning, or 0
if the function pops no arguments and the caller must therefore
pop them all after the function returns.
FUNDECL is the declaration node of the function (as a tree).
FUNTYPE is a C variable whose value is a tree node that
describes the function in question. Normally it is a node of
type `FUNCTION_TYPE' that describes the data type of the function.
From this it is possible to obtain the data types of the value
and arguments (if known).
When a call to a library function is being considered, FUNTYPE
will contain an identifier node for the library function. Thus,
if you need to distinguish among various library functions, you
can do so by their names. Note that "library function" in this
context means a function used to perform arithmetic, whose name
is known specially in the compiler and was not mentioned in the
C code being compiled.
STACK-SIZE is the number of bytes of arguments passed on the
stack. If a variable number of bytes is passed, it is zero, and
argument popping will always be the responsibility of the
calling function. */
#define RETURN_POPS_ARGS(FUNDECL,FUNTYPE,SIZE) 0 #define RETURN_POPS_ARGS(FUNDECL,FUNTYPE,SIZE) 0
/* Symbolic macros for the registers used to return integer and floating /* Symbolic macros for the registers used to return integer and floating
point values. */ point values. */
...@@ -2376,19 +2198,9 @@ extern enum reg_class mips_char_to_class[256]; ...@@ -2376,19 +2198,9 @@ extern enum reg_class mips_char_to_class[256];
#define FP_ARG_FIRST (FP_REG_FIRST + 12) #define FP_ARG_FIRST (FP_REG_FIRST + 12)
#define FP_ARG_LAST (FP_ARG_FIRST + MAX_ARGS_IN_REGISTERS - 1) #define FP_ARG_LAST (FP_ARG_FIRST + MAX_ARGS_IN_REGISTERS - 1)
/* Define how to find the value returned by a library function
assuming the value has mode MODE. Because we define
PROMOTE_FUNCTION_RETURN, we must promote the mode just as
PROMOTE_MODE does. */
#define LIBCALL_VALUE(MODE) \ #define LIBCALL_VALUE(MODE) \
mips_function_value (NULL_TREE, NULL, (MODE)) mips_function_value (NULL_TREE, NULL, (MODE))
/* Define how to find the value returned by a function.
VALTYPE is the data type of the value (as a tree).
If the precise function being called is known, FUNC is its FUNCTION_DECL;
otherwise, FUNC is 0. */
#define FUNCTION_VALUE(VALTYPE, FUNC) \ #define FUNCTION_VALUE(VALTYPE, FUNC) \
mips_function_value ((VALTYPE), (FUNC), VOIDmode) mips_function_value ((VALTYPE), (FUNC), VOIDmode)
...@@ -2410,26 +2222,7 @@ extern enum reg_class mips_char_to_class[256]; ...@@ -2410,26 +2222,7 @@ extern enum reg_class mips_char_to_class[256];
&& ((N) % FP_INC == 0) && mips_abi != ABI_O64)) \ && ((N) % FP_INC == 0) && mips_abi != ABI_O64)) \
&& !fixed_regs[N]) && !fixed_regs[N])
/* A C expression which can inhibit the returning of certain function #define RETURN_IN_MEMORY(TYPE) mips_return_in_memory (TYPE)
values in registers, based on the type of value. A nonzero value says
to return the function value in memory, just as large structures are
always returned. Here TYPE will be a C expression of type
`tree', representing the data type of the value.
Note that values of mode `BLKmode' must be explicitly
handled by this macro. Also, the option `-fpcc-struct-return'
takes effect regardless of this macro. On most systems, it is
possible to leave the macro undefined; this causes a default
definition to be used, whose value is the constant 1 for BLKmode
values, and 0 otherwise.
GCC normally converts 1 byte structures into chars, 2 byte
structs into shorts, and 4 byte structs into ints, and returns
them this way. Defining the following macro overrides this,
to give us MIPS cc compatibility. */
#define RETURN_IN_MEMORY(TYPE) \
mips_return_in_memory (TYPE)
#define SETUP_INCOMING_VARARGS(CUM,MODE,TYPE,PRETEND_SIZE,NO_RTL) \ #define SETUP_INCOMING_VARARGS(CUM,MODE,TYPE,PRETEND_SIZE,NO_RTL) \
(PRETEND_SIZE) = mips_setup_incoming_varargs (&(CUM), (MODE), \ (PRETEND_SIZE) = mips_setup_incoming_varargs (&(CUM), (MODE), \
...@@ -2437,19 +2230,12 @@ extern enum reg_class mips_char_to_class[256]; ...@@ -2437,19 +2230,12 @@ extern enum reg_class mips_char_to_class[256];
#define STRICT_ARGUMENT_NAMING (mips_abi != ABI_32 && mips_abi != ABI_O64) #define STRICT_ARGUMENT_NAMING (mips_abi != ABI_32 && mips_abi != ABI_O64)
/* Define a data type for recording info about an argument list /* This structure has to cope with two different argument allocation
during the scan of that argument list. This data type should
hold all necessary information about the function itself
and about the args processed so far, enough to enable macros
such as FUNCTION_ARG to determine where the next arg should go.
This structure has to cope with two different argument allocation
schemes. Most MIPS ABIs view the arguments as a struct, of which the schemes. Most MIPS ABIs view the arguments as a struct, of which the
first N words go in registers and the rest go on the stack. If I < N, first N words go in registers and the rest go on the stack. If I < N,
the Ith word might go in Ith integer argument register or the the Ith word might go in Ith integer argument register or the
Ith floating-point one. In some cases, it has to go in both (see Ith floating-point one. For these ABIs, we only need to remember
function_arg). For these ABIs, we only need to remember the number the number of words passed so far.
of words passed so far.
The EABI instead allocates the integer and floating-point arguments The EABI instead allocates the integer and floating-point arguments
separately. The first N words of FP arguments go in FP registers, separately. The first N words of FP arguments go in FP registers,
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment