Skip to content

R
riscv-gcc-1
Commit c1a46bc6 by Michael Meissner
Options

Fix 50988 testsuite failures 

From-SVN: r182728
parent a188284c
Showing with 8 additions and 4 deletions
gcc/testsuite/gcc.target/powerpc/altivec-34.c
/* PR target/49621 */
/* { dg-do compile } */
/* { dg-options "-O2 -maltivec" } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-O2 -maltivec -mno-vsx" } */
#include <altivec.h>
......
gcc/testsuite/gcc.target/powerpc/ehreturn.c
......@@ -12,4 +12,4 @@ void foo ()
__builtin_eh_return (l, p);
}
/* { dg-final { scan-assembler "st\[wd\] 30," } } */
/* { dg-final { scan-assembler "(st\[wd\]|evstdd) 30," } } */
gcc/testsuite/gcc.target/powerpc/ppc-pow.c
/* { dg-do compile { target { { powerpc*-*-* } && { ! powerpc*-apple-darwin* } } } } */
/* { dg-require-effective-target powerpc_fprs } */
/* { dg-options "-O2 -ffast-math -mcpu=power6" } */
/* Check for VSX here, even though we don't use VSX to eliminate SPE, PAIRED
and other ppc floating point varients. However, we need to also eliminate
Darwin, since it doesn't like -mcpu=power6. */
/* { dg-require-effective-target powerpc_vsx_ok } */
/* { dg-options "-O2 -ffast-math -mcpu=power6 -mno-vsx -mno-altivec" } */
/* { dg-final { scan-assembler-times "fsqrt" 3 } } */
/* { dg-final { scan-assembler-times "fmul" 1 } } */
/* { dg-final { scan-assembler-times "bl? pow" 1 } } */
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment