Skip to content

R
riscv-gcc-1
Commit a6ac87c1 by Eric Botcazou Committed by Eric Botcazou
Options

* doc/rtl.texi (SUBREG): Adjust BYTENUM value in example. 

From-SVN: r90639
parent 3a7c155d
Showing with 5 additions and 1 deletions
gcc/ChangeLog
2004-11-14 Eric Botcazou <ebotcazou@libertysurf.fr>
* doc/rtl.texi (SUBREG): Adjust BYTENUM value.
2004-11-14 Kazu Hirata <kazu@cs.umass.edu> 2004-11-14 Kazu Hirata <kazu@cs.umass.edu>
* cfgrtl.c, global.c, tree-ssa-copy.c, tree-ssa-loop-ivopts.c, * cfgrtl.c, global.c, tree-ssa-copy.c, tree-ssa-loop-ivopts.c,
......
gcc/doc/rtl.texi
...@@ -1602,7 +1602,7 @@ It is also not valid to access a single word of a multi-word value in a ...@@ -1602,7 +1602,7 @@ It is also not valid to access a single word of a multi-word value in a
hard register when less registers can hold the value than would be hard register when less registers can hold the value than would be
expected from its size. For example, some 32-bit machines have expected from its size. For example, some 32-bit machines have
floating-point registers that can hold an entire @code{DFmode} value. floating-point registers that can hold an entire @code{DFmode} value.
If register 10 were such a register @code{(subreg:SI (reg:DF 10) 1)} If register 10 were such a register @code{(subreg:SI (reg:DF 10) 4)}
would be invalid because there is no way to convert that reference to would be invalid because there is no way to convert that reference to
a single machine register. The reload pass prevents @code{subreg} a single machine register. The reload pass prevents @code{subreg}
expressions such as these from being formed. expressions such as these from being formed.
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment