Skip to content

R
riscv-gcc-1
Commit 8c9aceea by Richard Kenner
Options

(INT_ASM_OP): Change from ".long" to ".quad". 

From-SVN: r12519
parent e4199af1
Showing with 3 additions and 4 deletions
gcc/config/alpha/elf.h
...@@ -162,11 +162,10 @@ do { \ ...@@ -162,11 +162,10 @@ do { \
ASM_OUTPUT_ALIGNED_COMMON (FILE, NAME, SIZE, ALIGN); \ ASM_OUTPUT_ALIGNED_COMMON (FILE, NAME, SIZE, ALIGN); \
} while (0) } while (0)
/* This is the pseudo-op used to generate a 32-bit word of data with a /* This is the pseudo-op used to generate a 64-bit word of data with a
specific value in some section. This is the same for all known svr4 specific value in some section. */
assemblers. */
#define INT_ASM_OP ".long" #define INT_ASM_OP ".quad"
/* This is the pseudo-op used to generate a contiguous sequence of byte /* This is the pseudo-op used to generate a contiguous sequence of byte
values from a double-quoted string WITHOUT HAVING A TERMINATING NUL values from a double-quoted string WITHOUT HAVING A TERMINATING NUL
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment