Commit 81c8283f by Uros Bizjak Committed by Uros Bizjak

re PR target/86348 (ICE: in curr_insn_transform, at lra-constraints.c:3919:…

re PR target/86348 (ICE: in curr_insn_transform, at lra-constraints.c:3919: unable to generate reloads for: vec_extractv4si_0_zext_sse4)

	PR target/86348
	* config/i386/sse.md (*vec_extractv4si_0_zext_sse4): Use
	alternative 0 in preferred_for_speed attribute.

testsuite/ChangeLog:

	PR target/86348
	* gcc.target/i386/pr86348.c: New test.

From-SVN: r262228
parent 9cd1665b
2018-06-28 Uros Bizjak <ubizjak@gmail.com>
PR target/86348
* config/i386/sse.md (*vec_extractv4si_0_zext_sse4): Use
alternative 0 in preferred_for_speed attribute.
2018-06-28 Paul Koning <ni1d@arrl.net>
* config/pdp11/pdp11-protos.h (pdp11_shift_length): New function.
......
......@@ -13715,7 +13715,7 @@
"#"
[(set_attr "isa" "x64,*,avx512f")
(set (attr "preferred_for_speed")
(cond [(eq_attr "alternative" "1")
(cond [(eq_attr "alternative" "0")
(symbol_ref "TARGET_INTER_UNIT_MOVES_FROM_VEC")
]
(symbol_ref "true")))])
......
2018-06-28 Uros Bizjak <ubizjak@gmail.com>
PR target/86348
* gcc.target/i386/pr86348.c: New test.
2018-06-28 Wilco Dijkstra <wdijkstr@arm.com>
* gcc.target/aarch64/f16_mov_immediate_3.c: Fix testcase.
......
/* { dg-do compile { target { ia32 } } } */
/* { dg-options "-O -mtune=athlon -msse4" } */
int i;
unsigned __attribute__ ((__vector_size__ (16))) v;
void
foo (void)
{
v *= i;
i = i > -(long long) v[0];
}
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment