Skip to content

R
riscv-gcc-1
Commit 78872ad9 by Nick Clifton Committed by Nick Clifton
Options

(spe_evrlwi): Add missing third operand to assembler template. 

From-SVN: r57707
parent 3c655f42
Showing with 6 additions and 1 deletions
gcc/ChangeLog
2002-10-01 Nick Clifton <nickc@redhat.com>
* config/rs6000/spe.md (spe_evrlwi): Add missing third operand
to assembler template.
2002-10-01 Richard Henderson <rth@redhat.com>
* dwarf2out.c (loc_descriptor_from_tree): Relax requirement
......
gcc/config/rs6000/spe.md
......@@ -483,7 +483,7 @@
(unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
(match_operand:QI 2 "immediate_operand" "i")] 519))]
"TARGET_SPE"
"evrlwi %0,%1"
"evrlwi %0,%1,%2"
[(set_attr "type" "vecsimple")
(set_attr "length" "4")])
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment