Skip to content

R
riscv-gcc-1
Commit 7769bb64 by Vidya Praveen Committed by Marcus Shawcroft
Options

[AArch64] Correct simd_fabd comment text. 

From-SVN: r198575
parent 1d0c8e5c
Showing with 5 additions and 1 deletions
gcc/ChangeLog
2013-05-03 Vidya Praveen <vidyapraveen@arm.com> 2013-05-03 Vidya Praveen <vidyapraveen@arm.com>
* config/aarch64/aarch64-simd.md (simd_fabd): Correct the description.
2013-05-03 Vidya Praveen <vidyapraveen@arm.com>
* config/aarch64/aarch64-simd.md (*fabd_scalar<mode>3): Support * config/aarch64/aarch64-simd.md (*fabd_scalar<mode>3): Support
scalar form of FABD instruction. scalar form of FABD instruction.
......
gcc/config/aarch64/aarch64-simd.md
...@@ -44,7 +44,7 @@ ...@@ -44,7 +44,7 @@
; simd_dup duplicate element. ; simd_dup duplicate element.
; simd_dupgp duplicate general purpose register. ; simd_dupgp duplicate general purpose register.
; simd_ext bitwise extract from pair. ; simd_ext bitwise extract from pair.
; simd_fabd floating absolute difference and accumulate. ; simd_fabd floating point absolute difference.
; simd_fadd floating point add/sub. ; simd_fadd floating point add/sub.
; simd_fcmp floating point compare. ; simd_fcmp floating point compare.
; simd_fcvti floating point convert to integer. ; simd_fcvti floating point convert to integer.
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment