Commit 73df9303 by Eric Botcazou Committed by Eric Botcazou

Revert

	2018-01-12  Eric Botcazou  <ebotcazou@adacore.com>

	* config/sparc/sparc.md (vxworks_load_got): Set the GOT register.

From-SVN: r257227
parent 39058d4b
2018-01-31 Eric Botcazou <ebotcazou@adacore.com> 2018-01-31 Eric Botcazou <ebotcazou@adacore.com>
Revert
2018-01-12 Eric Botcazou <ebotcazou@adacore.com>
* config/sparc/sparc.md (vxworks_load_got): Set the GOT register.
2018-01-31 Eric Botcazou <ebotcazou@adacore.com>
PR rtl-optimization/84071 PR rtl-optimization/84071
* combine.c (record_dead_and_set_regs_1): Record the source unmodified * combine.c (record_dead_and_set_regs_1): Record the source unmodified
for a paradoxical SUBREG on a WORD_REGISTER_OPERATIONS target. for a paradoxical SUBREG on a WORD_REGISTER_OPERATIONS target.
......
...@@ -1797,7 +1797,7 @@ ...@@ -1797,7 +1797,7 @@
"flag_pic" "flag_pic"
"or\t%1, %%lo(%a3-(%a2-.)), %0") "or\t%1, %%lo(%a3-(%a2-.)), %0")
;; Set up the GOT register for VxWorks. ;; Set up the PIC register for VxWorks.
(define_expand "vxworks_load_got" (define_expand "vxworks_load_got"
[(set (match_dup 0) [(set (match_dup 0)
...@@ -1808,7 +1808,7 @@ ...@@ -1808,7 +1808,7 @@
(mem:SI (lo_sum:SI (match_dup 0) (match_dup 2))))] (mem:SI (lo_sum:SI (match_dup 0) (match_dup 2))))]
"TARGET_VXWORKS_RTP" "TARGET_VXWORKS_RTP"
{ {
operands[0] = global_offset_table_rtx; operands[0] = pic_offset_table_rtx;
operands[1] = gen_rtx_SYMBOL_REF (SImode, VXWORKS_GOTT_BASE); operands[1] = gen_rtx_SYMBOL_REF (SImode, VXWORKS_GOTT_BASE);
operands[2] = gen_rtx_SYMBOL_REF (SImode, VXWORKS_GOTT_INDEX); operands[2] = gen_rtx_SYMBOL_REF (SImode, VXWORKS_GOTT_INDEX);
}) })
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment