Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
5c0bf747
Commit
5c0bf747
authored
Aug 11, 1996
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(expand_abs): When OP0 and TARGET are the same pseudo register, it is
safe to use TARGET. From-SVN: r12619
parent
68342d36
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
0 deletions
+7
-0
gcc/optabs.c
+7
-0
No files found.
gcc/optabs.c
View file @
5c0bf747
...
...
@@ -2118,6 +2118,13 @@ expand_abs (mode, op0, target, unsignedp, safe)
}
/* If that does not win, use conditional jump and negate. */
/* It is safe to use the target if it is the same
as the source if this is also a pseudo register */
if
(
op0
==
target
&&
GET_CODE
(
op0
)
==
REG
&&
REGNO
(
op0
)
>=
FIRST_PSEUDO_REGISTER
)
safe
=
1
;
op1
=
gen_label_rtx
();
if
(
target
==
0
||
!
safe
||
GET_MODE
(
target
)
!=
mode
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment