Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
4e430df8
Commit
4e430df8
authored
Jul 27, 1994
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(expand_divmod): Don't make REG_NOTE if last insn's destination isn't
QUOTIENT. From-SVN: r7798
parent
ad2e7dd0
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
10 additions
and
4 deletions
+10
-4
gcc/expmed.c
+10
-4
No files found.
gcc/expmed.c
View file @
4e430df8
...
@@ -2568,7 +2568,7 @@ expand_divmod (rem_flag, code, mode, op0, op1, target, unsignedp)
...
@@ -2568,7 +2568,7 @@ expand_divmod (rem_flag, code, mode, op0, op1, target, unsignedp)
rtx
quotient
=
0
,
remainder
=
0
;
rtx
quotient
=
0
,
remainder
=
0
;
rtx
last
;
rtx
last
;
int
size
;
int
size
;
rtx
insn
;
rtx
insn
,
set
;
optab
optab1
,
optab2
;
optab
optab1
,
optab2
;
int
op1_is_constant
,
op1_is_pow2
;
int
op1_is_constant
,
op1_is_pow2
;
...
@@ -2813,6 +2813,9 @@ expand_divmod (rem_flag, code, mode, op0, op1, target, unsignedp)
...
@@ -2813,6 +2813,9 @@ expand_divmod (rem_flag, code, mode, op0, op1, target, unsignedp)
}
}
insn
=
get_last_insn
();
insn
=
get_last_insn
();
if
(
insn
!=
last
&&
(
set
=
single_set
(
insn
))
!=
0
&&
SET_DEST
(
set
)
==
quotient
)
REG_NOTES
(
insn
)
REG_NOTES
(
insn
)
=
gen_rtx
(
EXPR_LIST
,
REG_EQUAL
,
=
gen_rtx
(
EXPR_LIST
,
REG_EQUAL
,
gen_rtx
(
UDIV
,
compute_mode
,
op0
,
op1
),
gen_rtx
(
UDIV
,
compute_mode
,
op0
,
op1
),
...
@@ -2878,6 +2881,9 @@ expand_divmod (rem_flag, code, mode, op0, op1, target, unsignedp)
...
@@ -2878,6 +2881,9 @@ expand_divmod (rem_flag, code, mode, op0, op1, target, unsignedp)
if
(
d
<
0
)
if
(
d
<
0
)
{
{
insn
=
get_last_insn
();
insn
=
get_last_insn
();
if
(
insn
!=
last
&&
(
set
=
single_set
(
insn
))
!=
0
&&
SET_DEST
(
set
)
==
quotient
)
REG_NOTES
(
insn
)
REG_NOTES
(
insn
)
=
gen_rtx
(
EXPR_LIST
,
REG_EQUAL
,
=
gen_rtx
(
EXPR_LIST
,
REG_EQUAL
,
gen_rtx
(
DIV
,
compute_mode
,
op0
,
gen_rtx
(
DIV
,
compute_mode
,
op0
,
...
@@ -2935,15 +2941,15 @@ expand_divmod (rem_flag, code, mode, op0, op1, target, unsignedp)
...
@@ -2935,15 +2941,15 @@ expand_divmod (rem_flag, code, mode, op0, op1, target, unsignedp)
}
}
}
}
if
(
quotient
!=
0
)
{
insn
=
get_last_insn
();
insn
=
get_last_insn
();
if
(
insn
!=
last
&&
(
set
=
single_set
(
insn
))
!=
0
&&
SET_DEST
(
set
)
==
quotient
)
REG_NOTES
(
insn
)
REG_NOTES
(
insn
)
=
gen_rtx
(
EXPR_LIST
,
REG_EQUAL
,
=
gen_rtx
(
EXPR_LIST
,
REG_EQUAL
,
gen_rtx
(
DIV
,
compute_mode
,
op0
,
op1
),
gen_rtx
(
DIV
,
compute_mode
,
op0
,
op1
),
REG_NOTES
(
insn
));
REG_NOTES
(
insn
));
}
}
}
break
;
break
;
}
}
fail1
:
fail1
:
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment