Skip to content

R
riscv-gcc-1
Commit 4371f8af by Richard Kenner
Options

(zero_extendqidi2, zero_extendhidi2): Use rldicl instruction. 

From-SVN: r7376
parent 2b5c5d02
Showing with 6 additions and 6 deletions
gcc/config/rs6000/rs6000.md
...@@ -265,7 +265,7 @@ ...@@ -265,7 +265,7 @@
"TARGET_POWERPC64" "TARGET_POWERPC64"
"@ "@
lbz%U1%X1 %0,%1 lbz%U1%X1 %0,%1
andi %0,%1,0xff" rldicl %0,%1,0,56"
[(set_attr "type" "load,*")]) [(set_attr "type" "load,*")])
(define_insn "" (define_insn ""
...@@ -274,7 +274,7 @@ ...@@ -274,7 +274,7 @@
(const_int 0))) (const_int 0)))
(clobber (match_scratch:DI 2 "=r"))] (clobber (match_scratch:DI 2 "=r"))]
"TARGET_POWERPC64" "TARGET_POWERPC64"
"andi. %2,%1,0xff" "rldicl. %2,%1,0,56"
[(set_attr "type" "compare")]) [(set_attr "type" "compare")])
(define_insn "" (define_insn ""
...@@ -284,7 +284,7 @@ ...@@ -284,7 +284,7 @@
(set (match_operand:DI 0 "gpc_reg_operand" "=r") (set (match_operand:DI 0 "gpc_reg_operand" "=r")
(zero_extend:DI (match_dup 1)))] (zero_extend:DI (match_dup 1)))]
"TARGET_POWERPC64" "TARGET_POWERPC64"
"andi. %0,%1,0xff" "rldicl. %0,%1,0,56"
[(set_attr "type" "compare")]) [(set_attr "type" "compare")])
(define_expand "extendqidi2" (define_expand "extendqidi2"
...@@ -333,7 +333,7 @@ ...@@ -333,7 +333,7 @@
"TARGET_POWERPC64" "TARGET_POWERPC64"
"@ "@
lhz%U1%X1 %0,%1 lhz%U1%X1 %0,%1
andi %0,%1,0xffff" rldicl %0,%1,0,48"
[(set_attr "type" "load,*")]) [(set_attr "type" "load,*")])
(define_insn "" (define_insn ""
...@@ -342,7 +342,7 @@ ...@@ -342,7 +342,7 @@
(const_int 0))) (const_int 0)))
(clobber (match_scratch:DI 2 "=r"))] (clobber (match_scratch:DI 2 "=r"))]
"TARGET_POWERPC64" "TARGET_POWERPC64"
"andi. %2,%1,0xffff" "rldicl. %2,%1,0,48"
[(set_attr "type" "compare")]) [(set_attr "type" "compare")])
(define_insn "" (define_insn ""
...@@ -352,7 +352,7 @@ ...@@ -352,7 +352,7 @@
(set (match_operand:DI 0 "gpc_reg_operand" "=r") (set (match_operand:DI 0 "gpc_reg_operand" "=r")
(zero_extend:DI (match_dup 1)))] (zero_extend:DI (match_dup 1)))]
"TARGET_POWERPC64" "TARGET_POWERPC64"
"andi. %0,%1,0xffff" "rldicl. %0,%1,0,48"
[(set_attr "type" "compare")]) [(set_attr "type" "compare")])
(define_expand "extendhidi2" (define_expand "extendhidi2"
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment