Skip to content

R
riscv-gcc-1
Commit 2b3b22d3 by Uros Bizjak
Options

re PR rtl-optimization/40861 (ICE in simplify_subreg, at simplify-rtx.c:4981) 

	PR rtl-optimization/40861
	* simplify-rtx.c (simplify_subreg): Do not call simplify_gen_subreg to
	extract word from a multi-word subreg for negative byte positions.

testsuite/ChangeLog:

	PR rtl-optimization/40861
	* gcc.dg/pr40861.c: New test.

From-SVN: r151149
parent 30ed9d3d
Showing with 38 additions and 21 deletions
gcc/ChangeLog
2009-08-27 Uros Bizjak <ubizjak@gmail.com>
PR rtl-optimization/40861
* simplify-rtx.c (simplify_subreg): Do not call simplify_gen_subreg to
extract word from a multi-word subreg for negative byte positions.
2009-08-27 Tristan Gingold <gingold@adacore.com> 2009-08-27 Tristan Gingold <gingold@adacore.com>
Douglas B Rupp <rupp@gnat.com> Douglas B Rupp <rupp@gnat.com>
* config/ia64/ia64.c (ia64_attribute_table): Add "common_object" * config/ia64/ia64.c (ia64_attribute_table): Add "common_object" entry.
entry.
(SECTION_VMS_OVERLAY): Define. (SECTION_VMS_OVERLAY): Define.
(ia64_vms_common_object_attribute): Added. Handle the "common_object" (ia64_vms_common_object_attribute): Added. Handle the "common_object"
attribute. attribute.
...@@ -467,8 +472,7 @@ ...@@ -467,8 +472,7 @@
(sse_maskcmpv4sf3): Disable if SSE5. (sse_maskcmpv4sf3): Disable if SSE5.
(sse_maskcmpv2df3): Ditto. (sse_maskcmpv2df3): Ditto.
(sse_vmmaskcmpv4sf3): Ditto. (sse_vmmaskcmpv4sf3): Ditto.
(sse5_fmadd<mode>4): Add SSE5 floating point multiply/add (sse5_fmadd<mode>4): Add SSE5 floating point multiply/add instructions.
instructions.
(sse5_vmfmadd<mode>4): Ditto. (sse5_vmfmadd<mode>4): Ditto.
(sse5_fmsub<mode>4): Ditto. (sse5_fmsub<mode>4): Ditto.
(sse5_vmfmsub<mode>4): Ditto. (sse5_vmfmsub<mode>4): Ditto.
......
gcc/simplify-rtx.c
...@@ -5263,13 +5263,15 @@ simplify_subreg (enum machine_mode outermode, rtx op, ...@@ -5263,13 +5263,15 @@ simplify_subreg (enum machine_mode outermode, rtx op,
&& GET_MODE_BITSIZE (innermode) >= (2 * GET_MODE_BITSIZE (outermode)) && GET_MODE_BITSIZE (innermode) >= (2 * GET_MODE_BITSIZE (outermode))
&& CONST_INT_P (XEXP (op, 1)) && CONST_INT_P (XEXP (op, 1))
&& (INTVAL (XEXP (op, 1)) & (GET_MODE_BITSIZE (outermode) - 1)) == 0 && (INTVAL (XEXP (op, 1)) & (GET_MODE_BITSIZE (outermode) - 1)) == 0
&& INTVAL (XEXP (op, 1)) >= 0
&& INTVAL (XEXP (op, 1)) < GET_MODE_BITSIZE (innermode) && INTVAL (XEXP (op, 1)) < GET_MODE_BITSIZE (innermode)
&& byte == subreg_lowpart_offset (outermode, innermode)) && byte == subreg_lowpart_offset (outermode, innermode))
{ {
int shifted_bytes = INTVAL (XEXP (op, 1)) / BITS_PER_UNIT; int shifted_bytes = INTVAL (XEXP (op, 1)) / BITS_PER_UNIT;
return simplify_gen_subreg (outermode, XEXP (op, 0), innermode, return simplify_gen_subreg (outermode, XEXP (op, 0), innermode,
(WORDS_BIG_ENDIAN (WORDS_BIG_ENDIAN
? byte - shifted_bytes : byte + shifted_bytes)); ? byte - shifted_bytes
: byte + shifted_bytes));
} }
return NULL_RTX; return NULL_RTX;
......
gcc/testsuite/ChangeLog
2009-08-27 Uros Bizjak <ubizjak@gmail.com>
PR rtl-optimization/40861
* gcc.dg/pr40861.c: New test.
2009-08-27 Janus Weil <janus@gcc.gnu.org> 2009-08-27 Janus Weil <janus@gcc.gnu.org>
PR fortran/40869 PR fortran/40869
...@@ -8,17 +13,17 @@ ...@@ -8,17 +13,17 @@
PR libfortran/39667 PR libfortran/39667
* gfortran.dg/f2003_io_4.f03: Don't require target fd_truncate, * gfortran.dg/f2003_io_4.f03: Don't require target fd_truncate,
open temp file with status="scratch". open temp file with status="scratch".
* gfortran.dg/fmt_cache_1.f: Likewise * gfortran.dg/fmt_cache_1.f: Likewise.
* gfortran.dg/fmt_exhaust.f90: Likewise * gfortran.dg/fmt_exhaust.f90: Likewise.
* gfortran.dg/fmt_t_4.f90: Likewise * gfortran.dg/fmt_t_4.f90: Likewise.
* gfortran.dg/fseek.f90: Likewise * gfortran.dg/fseek.f90: Likewise.
* gfortran.dg/list_read_5.f90: Likewise * gfortran.dg/list_read_5.f90: Likewise.
* gfortran.dg/namelist_39.f90: Likewise * gfortran.dg/namelist_39.f90: Likewise.
* gfortran.dg/namelist_56.f90: Likewise * gfortran.dg/namelist_56.f90: Likewise.
* gfortran.dg/read_bad_advance.f90: Likewise * gfortran.dg/read_bad_advance.f90: Likewise.
* gfortran.dg/read_repeat.f90: Likewise * gfortran.dg/read_repeat.f90: Likewise.
* gfortran.dg/read_size_noadvance.f90: Likewise * gfortran.dg/read_size_noadvance.f90: Likewise.
* gfortran.dg/read_x_past.f: Likewise * gfortran.dg/read_x_past.f: Likewise.
2009-08-27 Tobias Burnus <burnus@net-b.de> 2009-08-27 Tobias Burnus <burnus@net-b.de>
...@@ -112,8 +117,8 @@ ...@@ -112,8 +117,8 @@
* gcc.target/i386/sse5-nmsubXX.c * gcc.target/i386/sse5-nmsubXX.c
* gcc.target/i386/sse5-rotate3-vector.c * gcc.target/i386/sse5-rotate3-vector.c
* gcc.target/i386/sse5-fma-vector.c * gcc.target/i386/sse5-fma-vector.c
* gcc.target/i386/sse5-imul32widen-vector.c: Remove SSE5 related testcases * gcc.target/i386/sse5-imul32widen-vector.c
* gcc.target/i386/sse5-ima-vector.c * gcc.target/i386/sse5-ima-vector.c: Remove SSE5 related testcases.
* gcc.target/i386/funcspec-8.c: Replace SSE5 by SSE4. * gcc.target/i386/funcspec-8.c: Replace SSE5 by SSE4.
* gcc.target/i386/funcspec-5.c: Remove SSE5. * gcc.target/i386/funcspec-5.c: Remove SSE5.
...@@ -173,10 +178,9 @@ ...@@ -173,10 +178,9 @@
2009-08-24 Kai Tietz <kai.tietz@onevision.com> 2009-08-24 Kai Tietz <kai.tietz@onevision.com>
*gcc.dg/format/ms-format1.c: Add new cases for I32 * gcc.dg/format/ms-format1.c: Add new cases for I32 width specifier.
* gcc.dg/format/ms-format2.c: New test about illegal use of I32/I64
width specifier. width specifier.
*gcc.dg/format/ms-format2.c: New test about illegal
use of I32/I64 width specifier.
2009-08-23 Jerry DeLisle <jvdelisle@gcc.gnu.org> 2009-08-23 Jerry DeLisle <jvdelisle@gcc.gnu.org>
......
gcc/testsuite/gcc.dg/pr40861.c 0 → 100644
/* { dg-do compile } */
/* { dg-options "-O" } */
int foo(int i)
{
return (1LL >> 128 * i) && i;
}
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment