Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
211a0f85
Commit
211a0f85
authored
Jun 05, 1996
by
Jim Wilson
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(SHORT_IMMEDIATES_SIGN_EXTEND): Define.
From-SVN: r12171
parent
d013f05e
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
0 deletions
+3
-0
gcc/config/sh/sh.h
+3
-0
No files found.
gcc/config/sh/sh.h
View file @
211a0f85
...
@@ -1090,6 +1090,9 @@ extern struct rtx_def *sh_builtin_saveregs ();
...
@@ -1090,6 +1090,9 @@ extern struct rtx_def *sh_builtin_saveregs ();
done, NIL if none. */
done, NIL if none. */
#define LOAD_EXTEND_OP(MODE) SIGN_EXTEND
#define LOAD_EXTEND_OP(MODE) SIGN_EXTEND
/* Define if loading short immediate values into registers sign extends. */
#define SHORT_IMMEDIATES_SIGN_EXTEND
/* Define this if zero-extension is slow (more than one real instruction).
/* Define this if zero-extension is slow (more than one real instruction).
On the SH, it's only one instruction. */
On the SH, it's only one instruction. */
/* #define SLOW_ZERO_EXTEND */
/* #define SLOW_ZERO_EXTEND */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment