Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
1c2bdc60
Commit
1c2bdc60
authored
Apr 11, 1994
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(compare define_split): Fix bugs in last addition.
From-SVN: r7037
parent
a6e8021e
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
8 additions
and
7 deletions
+8
-7
gcc/config/alpha/alpha.md
+8
-7
No files found.
gcc/config/alpha/alpha.md
View file @
1c2bdc60
;;
-
Machine description for DEC Alpha for GNU C compiler
;; Machine description for DEC Alpha for GNU C compiler
;; Copyright (C) 1992, 1993, 1994 Free Software Foundation, Inc.
;;
Contributed by Richard Kenner (kenner@
nyu.edu)
;;
Contributed by Richard Kenner (kenner@vlsi1.ultra.
nyu.edu)
;; This file is part of GNU CC.
...
...
@@ -2233,7 +2233,7 @@
operands
[
4
]
, const0_rtx);
}")
;; We can convert such things as "a > 0xffff" to "t = a & 0xffff; t != 0".
;; We can convert such things as "a > 0xffff" to "t = a &
~
0xffff; t != 0".
;; This eliminates one, and sometimes two, insns when the AND can be done
;; with a ZAP.
(define_split
...
...
@@ -2247,13 +2247,14 @@
|| GET_CODE (operands
[
1
]
) == LEU
|| ((GET_CODE (operands
[
1
]
) == GT || GET_CODE (operands
[
1
]
) == LE)
&& extended_count (operands
[
2
]
, DImode, 1) > 0))"
[
(set (match_dup 4) (and:DI (match_dup 2) (match_dup
3
)))
(set (match_dup 0) (match_dup
5
))]
[
(set (match_dup 4) (and:DI (match_dup 2) (match_dup
5
)))
(set (match_dup 0) (match_dup
6
))]
"
{
operands
[
5
]
= gen_rtx (((GET_CODE (operands
[
1
]
) == GTU
operands
[
5
]
= GEN_INT (~ INTVAL (operands
[
3
]
));
operands
[
6
]
= gen_rtx (((GET_CODE (operands
[
1
]
) == GTU
|| GET_CODE (operands
[
1
]
) == GE)
? NE :
LE
),
? NE :
EQ
),
DImode, operands
[
4
]
, const0_rtx);
}")
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment