Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
M
macroplacement
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
macroplacement
Commits
c462529e
Commit
c462529e
authored
Oct 06, 2022
by
sakundu
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Updated reported generation and proto buf netlist generation script
Signed-off-by: sakundu <sakundu@ucsd.edu>
parent
9ddc2784
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
7 additions
and
2 deletions
+7
-2
Flows/util/extract_report.tcl
+2
-2
Flows/util/gen_pb.tcl
+5
-0
No files found.
Flows/util/extract_report.tcl
View file @
c462529e
...
@@ -43,8 +43,8 @@ proc extract_from_power_rpt {power_rpt} {
...
@@ -43,8 +43,8 @@ proc extract_from_power_rpt {power_rpt} {
}
}
proc
extract_cell_area
{}
{
proc
extract_cell_area
{}
{
set macro_area
[
expr
[
join
[
dbget
[
dbget top.insts.cell.
name *ram*
-p2
]
.area
]
+
]]
set macro_area
[
expr
[
join
[
dbget
[
dbget top.insts.cell.
subClass block
-p2
]
.area
]
+
]]
set std_cell_area
[
expr
[
join
[
dbget
[
dbget top.insts.cell.
name *ram*
-v -p2
]
.area
]
+
]]
set std_cell_area
[
expr
[
join
[
dbget
[
dbget top.insts.cell.
subClass block
-v -p2
]
.area
]
+
]]
return
[
list
$macro
_area
$std
_cell_area
]
return
[
list
$macro
_area
$std
_cell_area
]
}
}
...
...
Flows/util/gen_pb.tcl
View file @
c462529e
...
@@ -129,6 +129,8 @@ proc write_node_port { port_ptr fp {origin_x 0} {origin_y 0} } {
...
@@ -129,6 +129,8 @@ proc write_node_port { port_ptr fp {origin_x 0} {origin_y 0} } {
if
{
$side
==
"top"
||
$side
==
"bottom"
}
{
if
{
$side
==
"top"
||
$side
==
"bottom"
}
{
set X
[
expr
$X -
$origin
_x
]
set X
[
expr
$X -
$origin
_x
]
}
else
if
{
$side
==
"right"
}
{
set X
[
expr
$X - 2*$origin_x
]
}
}
print_float
$fp
"x"
$X
print_float
$fp
"x"
$X
...
@@ -139,7 +141,10 @@ proc write_node_port { port_ptr fp {origin_x 0} {origin_y 0} } {
...
@@ -139,7 +141,10 @@ proc write_node_port { port_ptr fp {origin_x 0} {origin_y 0} } {
set Y
[
expr
(
$Y1 + $Y2
)
/2
]
set Y
[
expr
(
$Y1 + $Y2
)
/2
]
if
{
$side
==
"left"
||
$side
==
"right"
}
{
if
{
$side
==
"left"
||
$side
==
"right"
}
{
set Y
[
expr
$Y -
$origin
_y
]
set Y
[
expr
$Y -
$origin
_y
]
}
else
if
{
$side
==
"top"
}
{
set Y
[
expr
$Y - 2*$origin_y
]
}
}
print_float
$fp
"y"
$Y
print_float
$fp
"y"
$Y
puts
$fp
"}"
puts
$fp
"}"
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment