Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
A
abc
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
abc
Commits
fef0c368
Commit
fef0c368
authored
Nov 14, 2020
by
Alan Mishchenko
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Improvements to the SAT sweeper.
parent
bab4c1dd
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
78 additions
and
53 deletions
+78
-53
abcexe.dsp
+0
-4
src/aig/gia/gia.h
+1
-0
src/aig/gia/giaMan.c
+1
-0
src/proof/cec/cecSatG2.c
+76
-49
No files found.
abcexe.dsp
View file @
fef0c368
...
@@ -88,10 +88,6 @@ LINK32=link.exe
...
@@ -88,10 +88,6 @@ LINK32=link.exe
# PROP Default_Filter "cpp;c;cxx;rc;def;r;odl;idl;hpj;bat"
# PROP Default_Filter "cpp;c;cxx;rc;def;r;odl;idl;hpj;bat"
# Begin Source File
# Begin Source File
SOURCE=.\src\proof\cec\cecSatG2.c
# End Source File
# Begin Source File
SOURCE=.\src\base\main\main.c
SOURCE=.\src\base\main\main.c
# End Source File
# End Source File
# End Group
# End Group
...
...
src/aig/gia/gia.h
View file @
fef0c368
...
@@ -235,6 +235,7 @@ struct Gia_Man_t_
...
@@ -235,6 +235,7 @@ struct Gia_Man_t_
Vec_Wrd_t
*
vSuppWords
;
// support information
Vec_Wrd_t
*
vSuppWords
;
// support information
Vec_Int_t
vCopiesTwo
;
// intermediate copies
Vec_Int_t
vCopiesTwo
;
// intermediate copies
Vec_Int_t
vSuppVars
;
// used variables
Vec_Int_t
vSuppVars
;
// used variables
Vec_Int_t
vVarMap
;
// used variables
Gia_Dat_t
*
pUData
;
Gia_Dat_t
*
pUData
;
};
};
...
...
src/aig/gia/giaMan.c
View file @
fef0c368
...
@@ -129,6 +129,7 @@ void Gia_ManStop( Gia_Man_t * p )
...
@@ -129,6 +129,7 @@ void Gia_ManStop( Gia_Man_t * p )
Vec_IntFreeP
(
&
p
->
vVar2Obj
);
Vec_IntFreeP
(
&
p
->
vVar2Obj
);
Vec_IntErase
(
&
p
->
vCopiesTwo
);
Vec_IntErase
(
&
p
->
vCopiesTwo
);
Vec_IntErase
(
&
p
->
vSuppVars
);
Vec_IntErase
(
&
p
->
vSuppVars
);
Vec_IntErase
(
&
p
->
vVarMap
);
Vec_WrdFreeP
(
&
p
->
vSuppWords
);
Vec_WrdFreeP
(
&
p
->
vSuppWords
);
Vec_IntFreeP
(
&
p
->
vTtNums
);
Vec_IntFreeP
(
&
p
->
vTtNums
);
Vec_IntFreeP
(
&
p
->
vTtNodes
);
Vec_IntFreeP
(
&
p
->
vTtNodes
);
...
...
src/proof/cec/cecSatG2.c
View file @
fef0c368
...
@@ -94,6 +94,9 @@ struct Cec4_Man_t_
...
@@ -94,6 +94,9 @@ struct Cec4_Man_t_
Vec_Int_t
*
vCands
;
Vec_Int_t
*
vCands
;
Vec_Int_t
*
vVisit
;
Vec_Int_t
*
vVisit
;
Vec_Int_t
*
vPat
;
Vec_Int_t
*
vPat
;
Vec_Bit_t
*
vFails
;
int
iPosRead
;
// candidate reading position
int
iPosWrite
;
// candidate writing position
int
iLastConst
;
// last const node proved
int
iLastConst
;
// last const node proved
// refinement
// refinement
Vec_Int_t
*
vRefClasses
;
Vec_Int_t
*
vRefClasses
;
...
@@ -128,7 +131,7 @@ struct Cec4_Man_t_
...
@@ -128,7 +131,7 @@ struct Cec4_Man_t_
};
};
static
inline
int
Cec4_ObjSatId
(
Gia_Man_t
*
p
,
Gia_Obj_t
*
pObj
)
{
return
Gia_ObjCopy2Array
(
p
,
Gia_ObjId
(
p
,
pObj
));
}
static
inline
int
Cec4_ObjSatId
(
Gia_Man_t
*
p
,
Gia_Obj_t
*
pObj
)
{
return
Gia_ObjCopy2Array
(
p
,
Gia_ObjId
(
p
,
pObj
));
}
static
inline
int
Cec4_ObjSetSatId
(
Gia_Man_t
*
p
,
Gia_Obj_t
*
pObj
,
int
Num
)
{
assert
(
Cec4_ObjSatId
(
p
,
pObj
)
==
-
1
);
Gia_ObjSetCopy2Array
(
p
,
Gia_ObjId
(
p
,
pObj
),
Num
);
Vec_IntPush
(
&
p
->
vSuppVars
,
Gia_ObjId
(
p
,
pObj
));
if
(
Gia_ObjIsCi
(
pObj
)
)
Vec_IntPushTwo
(
&
p
->
vCopiesTwo
,
Gia_ObjId
(
p
,
pObj
),
Num
);
return
Num
;
}
static
inline
int
Cec4_ObjSetSatId
(
Gia_Man_t
*
p
,
Gia_Obj_t
*
pObj
,
int
Num
)
{
assert
(
Cec4_ObjSatId
(
p
,
pObj
)
==
-
1
);
Gia_ObjSetCopy2Array
(
p
,
Gia_ObjId
(
p
,
pObj
),
Num
);
Vec_IntPush
(
&
p
->
vSuppVars
,
Gia_ObjId
(
p
,
pObj
));
if
(
Gia_ObjIsCi
(
pObj
)
)
Vec_IntPushTwo
(
&
p
->
vCopiesTwo
,
Gia_ObjId
(
p
,
pObj
),
Num
);
assert
(
Vec_IntSize
(
&
p
->
vVarMap
)
==
Num
);
Vec_IntPush
(
&
p
->
vVarMap
,
Gia_ObjId
(
p
,
pObj
));
return
Num
;
}
static
inline
void
Cec4_ObjCleanSatId
(
Gia_Man_t
*
p
,
Gia_Obj_t
*
pObj
)
{
assert
(
Cec4_ObjSatId
(
p
,
pObj
)
!=
-
1
);
Gia_ObjSetCopy2Array
(
p
,
Gia_ObjId
(
p
,
pObj
),
-
1
);
}
static
inline
void
Cec4_ObjCleanSatId
(
Gia_Man_t
*
p
,
Gia_Obj_t
*
pObj
)
{
assert
(
Cec4_ObjSatId
(
p
,
pObj
)
!=
-
1
);
Gia_ObjSetCopy2Array
(
p
,
Gia_ObjId
(
p
,
pObj
),
-
1
);
}
////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////
...
@@ -161,9 +164,10 @@ Cec4_Man_t * Cec4_ManCreate( Gia_Man_t * pAig, Cec_ParFra_t * pPars )
...
@@ -161,9 +164,10 @@ Cec4_Man_t * Cec4_ManCreate( Gia_Man_t * pAig, Cec_ParFra_t * pPars )
p
->
vCexMin
=
Vec_IntAlloc
(
100
);
p
->
vCexMin
=
Vec_IntAlloc
(
100
);
p
->
vClassUpdates
=
Vec_IntAlloc
(
100
);
p
->
vClassUpdates
=
Vec_IntAlloc
(
100
);
p
->
vCexStamps
=
Vec_IntStart
(
Gia_ManObjNum
(
pAig
)
);
p
->
vCexStamps
=
Vec_IntStart
(
Gia_ManObjNum
(
pAig
)
);
//
p->vCands = Vec_IntAlloc( 100 );
p
->
vCands
=
Vec_IntAlloc
(
100
);
p
->
vVisit
=
Vec_IntAlloc
(
100
);
p
->
vVisit
=
Vec_IntAlloc
(
100
);
p
->
vPat
=
Vec_IntAlloc
(
100
);
p
->
vPat
=
Vec_IntAlloc
(
100
);
p
->
vFails
=
Vec_BitStart
(
Gia_ManObjNum
(
pAig
)
);
//pAig->pData = p->pSat; // point AIG manager to the solver
//pAig->pData = p->pSat; // point AIG manager to the solver
return
p
;
return
p
;
}
}
...
@@ -203,6 +207,7 @@ void Cec4_ManDestroy( Cec4_Man_t * p )
...
@@ -203,6 +207,7 @@ void Cec4_ManDestroy( Cec4_Man_t * p )
Vec_IntFreeP
(
&
p
->
vCands
);
Vec_IntFreeP
(
&
p
->
vCands
);
Vec_IntFreeP
(
&
p
->
vVisit
);
Vec_IntFreeP
(
&
p
->
vVisit
);
Vec_IntFreeP
(
&
p
->
vPat
);
Vec_IntFreeP
(
&
p
->
vPat
);
Vec_BitFreeP
(
&
p
->
vFails
);
Vec_IntFreeP
(
&
p
->
vRefClasses
);
Vec_IntFreeP
(
&
p
->
vRefClasses
);
Vec_IntFreeP
(
&
p
->
vRefNodes
);
Vec_IntFreeP
(
&
p
->
vRefNodes
);
Vec_IntFreeP
(
&
p
->
vRefBins
);
Vec_IntFreeP
(
&
p
->
vRefBins
);
...
@@ -1170,54 +1175,67 @@ int Cec4_ManGeneratePatternOne( Gia_Man_t * p, int iRepr, int iReprVal, int iCan
...
@@ -1170,54 +1175,67 @@ int Cec4_ManGeneratePatternOne( Gia_Man_t * p, int iRepr, int iReprVal, int iCan
pObj
->
fMark0
=
pObj
->
fMark1
=
0
;
pObj
->
fMark0
=
pObj
->
fMark1
=
0
;
return
Res
;
return
Res
;
}
}
int
Cec4_ManGeneratePatterns
(
Cec4_Man_t
*
p
)
void
Cec4_ManCandIterStart
(
Cec4_Man_t
*
p
)
{
{
abctime
clk
=
Abc_Clock
();
int
i
,
*
pArray
;
int
i
,
nPats
=
64
*
p
->
pAig
->
nSimWords
,
Count
=
0
,
Packs
=
0
;
assert
(
p
->
iPosWrite
==
0
);
// collect candidate nodes
assert
(
p
->
iPosRead
==
0
);
if
(
p
->
pPars
->
nGenIters
)
assert
(
Vec_IntSize
(
p
->
vCands
)
==
0
);
for
(
i
=
1
;
i
<
Gia_ManObjNum
(
p
->
pAig
);
i
++
)
if
(
Gia_ObjRepr
(
p
->
pAig
,
i
)
!=
GIA_VOID
)
Vec_IntPush
(
p
->
vCands
,
i
);
pArray
=
Vec_IntArray
(
p
->
vCands
);
for
(
i
=
0
;
i
<
Vec_IntSize
(
p
->
vCands
);
i
++
)
{
{
if
(
p
->
vCands
==
NULL
)
int
iNew
=
Abc_Random
(
0
)
%
Vec_IntSize
(
p
->
vCands
);
{
ABC_SWAP
(
int
,
pArray
[
i
],
pArray
[
iNew
]
);
p
->
vCands
=
Vec_IntAlloc
(
Gia_ManObjNum
(
p
->
pAig
)
/
2
);
}
for
(
i
=
1
;
i
<
Gia_ManObjNum
(
p
->
pAig
);
i
++
)
}
if
(
Gia_ObjRepr
(
p
->
pAig
,
i
)
!=
GIA_VOID
)
int
Cec4_ManCandIterNext
(
Cec4_Man_t
*
p
)
Vec_IntPush
(
p
->
vCands
,
i
);
{
}
while
(
Vec_IntSize
(
p
->
vCands
)
>
0
)
else
{
int
fStop
,
iCand
=
Vec_IntEntry
(
p
->
vCands
,
p
->
iPosRead
);
if
(
fStop
=
(
Gia_ObjRepr
(
p
->
pAig
,
iCand
)
!=
GIA_VOID
)
)
Vec_IntWriteEntry
(
p
->
vCands
,
p
->
iPosWrite
++
,
iCand
);
if
(
++
p
->
iPosRead
==
Vec_IntSize
(
p
->
vCands
)
)
{
{
int
iObj
,
k
=
0
;
Vec_IntShrink
(
p
->
vCands
,
p
->
iPosWrite
);
Vec_IntForEachEntry
(
p
->
vCands
,
iObj
,
i
)
p
->
iPosWrite
=
0
;
if
(
Gia_ObjRepr
(
p
->
pAig
,
iObj
)
!=
GIA_VOID
)
p
->
iPosRead
=
0
;
Vec_IntWriteEntry
(
p
->
vCands
,
k
++
,
iObj
);
Vec_IntShrink
(
p
->
vCands
,
k
);
assert
(
Vec_IntSize
(
p
->
vCands
)
>
0
);
}
}
if
(
fStop
)
return
iCand
;
}
}
return
0
;
}
int
Cec4_ManGeneratePatterns
(
Cec4_Man_t
*
p
)
{
abctime
clk
=
Abc_Clock
();
int
i
,
iCand
,
nPats
=
64
*
p
->
pAig
->
nSimWords
,
Count
=
0
,
Packs
=
0
;
p
->
pAig
->
iPatsPi
=
0
;
p
->
pAig
->
iPatsPi
=
0
;
Vec_WrdFill
(
p
->
pAig
->
vSimsPi
,
Vec_WrdSize
(
p
->
pAig
->
vSimsPi
),
0
);
Vec_WrdFill
(
p
->
pAig
->
vSimsPi
,
Vec_WrdSize
(
p
->
pAig
->
vSimsPi
),
0
);
// generate the given number of patterns
for
(
i
=
0
;
i
<
100
*
nPats
;
i
++
)
for
(
i
=
0
;
i
<
100
*
nPats
;
i
++
)
{
if
(
(
iCand
=
Cec4_ManCandIterNext
(
p
))
)
int
iCand
=
Vec_IntEntry
(
p
->
vCands
,
Abc_Random
(
0
)
%
Vec_IntSize
(
p
->
vCands
)
);
int
iRepr
=
Gia_ObjRepr
(
p
->
pAig
,
iCand
);
int
iCandVal
=
Gia_ManObj
(
p
->
pAig
,
iCand
)
->
fPhase
;
int
iReprVal
=
Gia_ManObj
(
p
->
pAig
,
iRepr
)
->
fPhase
;
int
Res
=
Cec4_ManGeneratePatternOne
(
p
->
pAig
,
iRepr
,
iReprVal
,
iCand
,
!
iCandVal
,
p
->
vPat
,
p
->
vVisit
);
if
(
!
Res
)
Res
=
Cec4_ManGeneratePatternOne
(
p
->
pAig
,
iRepr
,
!
iReprVal
,
iCand
,
iCandVal
,
p
->
vPat
,
p
->
vVisit
);
if
(
Res
)
{
{
int
Ret
=
Cec4_ManPackAddPattern
(
p
->
pAig
,
p
->
vPat
);
int
iRepr
=
Gia_ObjRepr
(
p
->
pAig
,
iCand
);
Packs
+=
Ret
;
int
iCandVal
=
Gia_ManObj
(
p
->
pAig
,
iCand
)
->
fPhase
;
if
(
Ret
==
64
*
p
->
pAig
->
nSimWords
)
int
iReprVal
=
Gia_ManObj
(
p
->
pAig
,
iRepr
)
->
fPhase
;
break
;
int
Res
=
Cec4_ManGeneratePatternOne
(
p
->
pAig
,
iRepr
,
iReprVal
,
iCand
,
!
iCandVal
,
p
->
vPat
,
p
->
vVisit
);
if
(
++
Count
==
4
*
64
*
p
->
pAig
->
nSimWords
)
if
(
!
Res
)
break
;
Res
=
Cec4_ManGeneratePatternOne
(
p
->
pAig
,
iRepr
,
!
iReprVal
,
iCand
,
iCandVal
,
p
->
vPat
,
p
->
vVisit
);
//Cec4_ManCexVerify( p->pAig, iRepr, iCand, iReprVal ^ iCandVal );
if
(
Res
)
//Gia_ManCleanMark01( p->pAig );
{
int
Ret
=
Cec4_ManPackAddPattern
(
p
->
pAig
,
p
->
vPat
);
Packs
+=
Ret
;
if
(
Ret
==
64
*
p
->
pAig
->
nSimWords
)
break
;
if
(
++
Count
==
4
*
64
*
p
->
pAig
->
nSimWords
)
break
;
//Cec4_ManCexVerify( p->pAig, iRepr, iCand, iReprVal ^ iCandVal );
//Gia_ManCleanMark01( p->pAig );
}
}
}
}
p
->
nSatSat
+=
Count
;
p
->
nSatSat
+=
Count
;
//printf( "%3d : %6.2f %% : Generated %d CEXs after trying %d pairs. Ave tries = %.2f. Ave packs = %.2f\n", p->nItersSim++, 100.0*Vec_IntSize(p->vCands)/Gia_ManAndNum(p->pAig),
//printf( "%3d : %6.2f %% : Generated %d CEXs after trying %d pairs. Ave tries = %.2f. Ave packs = %.2f\n", p->nItersSim++, 100.0*Vec_IntSize(p->vCands)/Gia_ManAndNum(p->pAig),
// Count, 100 * nPats, (float)p->pPars->nGenIters * nPats / Abc_MaxInt(1, Count), (float)Packs / Abc_MaxInt(1, Count) );
// Count, 100 * nPats, (float)p->pPars->nGenIters * nPats / Abc_MaxInt(1, Count), (float)Packs / Abc_MaxInt(1, Count) );
...
@@ -1248,14 +1266,15 @@ void Cec4_ManSatSolverRecycle( Cec4_Man_t * p )
...
@@ -1248,14 +1266,15 @@ void Cec4_ManSatSolverRecycle( Cec4_Man_t * p )
// clean mapping of AigIds into SatIds
// clean mapping of AigIds into SatIds
Gia_ManForEachObjVec
(
&
p
->
pNew
->
vSuppVars
,
p
->
pNew
,
pObj
,
i
)
Gia_ManForEachObjVec
(
&
p
->
pNew
->
vSuppVars
,
p
->
pNew
,
pObj
,
i
)
Cec4_ObjCleanSatId
(
p
->
pNew
,
pObj
);
Cec4_ObjCleanSatId
(
p
->
pNew
,
pObj
);
Vec_IntClear
(
&
p
->
pNew
->
vSuppVars
);
// AigIds for which SatId is defined
Vec_IntClear
(
&
p
->
pNew
->
vSuppVars
);
// AigIds for which SatId is defined
Vec_IntClear
(
&
p
->
pNew
->
vCopiesTwo
);
// pairs (CiAigId, SatId)
Vec_IntClear
(
&
p
->
pNew
->
vCopiesTwo
);
// pairs (CiAigId, SatId)
Vec_IntClear
(
&
p
->
pNew
->
vVarMap
);
// mapping of SatId into AigId
}
}
int
Cec4_ManSolveTwo
(
Cec4_Man_t
*
p
,
int
iObj0
,
int
iObj1
,
int
fPhase
,
int
*
pfEasy
,
int
fVerbose
)
int
Cec4_ManSolveTwo
(
Cec4_Man_t
*
p
,
int
iObj0
,
int
iObj1
,
int
fPhase
,
int
*
pfEasy
,
int
fVerbose
)
{
{
abctime
clk
;
abctime
clk
;
int
n
ConfEnd
,
nConfBeg
;
int
n
BTLimit
=
Vec_BitEntry
(
p
->
vFails
,
iObj0
)
||
Vec_BitEntry
(
p
->
vFails
,
iObj1
)
?
p
->
pPars
->
nBTLimit
/
10
:
p
->
pPars
->
nBTLimit
;
int
status
,
iVar0
,
iVar1
,
Lits
[
2
];
int
nConfEnd
,
nConfBeg
,
status
,
iVar0
,
iVar1
,
Lits
[
2
];
int
UnsatConflicts
[
3
]
=
{
0
};
int
UnsatConflicts
[
3
]
=
{
0
};
if
(
iObj1
<
iObj0
)
if
(
iObj1
<
iObj0
)
iObj1
^=
iObj0
,
iObj0
^=
iObj1
,
iObj1
^=
iObj0
;
iObj1
^=
iObj0
,
iObj0
^=
iObj1
,
iObj1
^=
iObj0
;
...
@@ -1282,7 +1301,7 @@ int Cec4_ManSolveTwo( Cec4_Man_t * p, int iObj0, int iObj1, int fPhase, int * pf
...
@@ -1282,7 +1301,7 @@ int Cec4_ManSolveTwo( Cec4_Man_t * p, int iObj0, int iObj1, int fPhase, int * pf
// perform solving
// perform solving
Lits
[
0
]
=
Abc_Var2Lit
(
iVar0
,
1
);
Lits
[
0
]
=
Abc_Var2Lit
(
iVar0
,
1
);
Lits
[
1
]
=
Abc_Var2Lit
(
iVar1
,
fPhase
);
Lits
[
1
]
=
Abc_Var2Lit
(
iVar1
,
fPhase
);
sat_solver_set_conflict_budget
(
p
->
pSat
,
p
->
pPars
->
nBTLimit
);
sat_solver_set_conflict_budget
(
p
->
pSat
,
nBTLimit
);
nConfBeg
=
sat_solver_conflictnum
(
p
->
pSat
);
nConfBeg
=
sat_solver_conflictnum
(
p
->
pSat
);
status
=
sat_solver_solve
(
p
->
pSat
,
Lits
,
2
);
status
=
sat_solver_solve
(
p
->
pSat
,
Lits
,
2
);
nConfEnd
=
sat_solver_conflictnum
(
p
->
pSat
);
nConfEnd
=
sat_solver_conflictnum
(
p
->
pSat
);
...
@@ -1319,7 +1338,7 @@ int Cec4_ManSolveTwo( Cec4_Man_t * p, int iObj0, int iObj1, int fPhase, int * pf
...
@@ -1319,7 +1338,7 @@ int Cec4_ManSolveTwo( Cec4_Man_t * p, int iObj0, int iObj1, int fPhase, int * pf
{
{
Lits
[
0
]
=
Abc_Var2Lit
(
iVar0
,
0
);
Lits
[
0
]
=
Abc_Var2Lit
(
iVar0
,
0
);
Lits
[
1
]
=
Abc_Var2Lit
(
iVar1
,
!
fPhase
);
Lits
[
1
]
=
Abc_Var2Lit
(
iVar1
,
!
fPhase
);
sat_solver_set_conflict_budget
(
p
->
pSat
,
p
->
pPars
->
nBTLimit
);
sat_solver_set_conflict_budget
(
p
->
pSat
,
nBTLimit
);
nConfBeg
=
sat_solver_conflictnum
(
p
->
pSat
);
nConfBeg
=
sat_solver_conflictnum
(
p
->
pSat
);
status
=
sat_solver_solve
(
p
->
pSat
,
Lits
,
2
);
status
=
sat_solver_solve
(
p
->
pSat
,
Lits
,
2
);
nConfEnd
=
sat_solver_conflictnum
(
p
->
pSat
);
nConfEnd
=
sat_solver_conflictnum
(
p
->
pSat
);
...
@@ -1375,8 +1394,9 @@ int Cec4_ManSweepNode( Cec4_Man_t * p, int iObj, int iRepr )
...
@@ -1375,8 +1394,9 @@ int Cec4_ManSweepNode( Cec4_Man_t * p, int iObj, int iRepr )
}
}
else
else
{
{
int
*
pMap
=
Vec_IntArray
(
&
p
->
pNew
->
vVarMap
);
for
(
i
=
0
;
i
<
pCex
[
0
];
)
for
(
i
=
0
;
i
<
pCex
[
0
];
)
Vec_IntPush
(
p
->
vPat
,
Abc_Lit
Not
(
pCex
[
++
i
]
)
);
Vec_IntPush
(
p
->
vPat
,
Abc_Lit
2LitV
(
pMap
,
Abc_LitNot
(
pCex
[
++
i
])
)
);
}
}
Vec_IntForEachEntry
(
p
->
vPat
,
iLit
,
i
)
Vec_IntForEachEntry
(
p
->
vPat
,
iLit
,
i
)
Cec4_ObjSimSetInputBit
(
p
->
pAig
,
Abc_Lit2Var
(
iLit
),
Abc_LitIsCompl
(
iLit
)
);
Cec4_ObjSimSetInputBit
(
p
->
pAig
,
Abc_Lit2Var
(
iLit
),
Abc_LitIsCompl
(
iLit
)
);
...
@@ -1418,6 +1438,9 @@ int Cec4_ManSweepNode( Cec4_Man_t * p, int iObj, int iRepr )
...
@@ -1418,6 +1438,9 @@ int Cec4_ManSweepNode( Cec4_Man_t * p, int iObj, int iRepr )
p
->
nSatUndec
++
;
p
->
nSatUndec
++
;
assert
(
status
==
GLUCOSE_UNDEC
);
assert
(
status
==
GLUCOSE_UNDEC
);
Gia_ObjSetFailed
(
p
->
pAig
,
iObj
);
Gia_ObjSetFailed
(
p
->
pAig
,
iObj
);
Vec_BitWriteEntry
(
p
->
vFails
,
iObj
,
1
);
//if ( iRepr )
//Vec_BitWriteEntry( p->vFails, iRepr, 1 );
p
->
timeSatUndec
+=
Abc_Clock
()
-
clk
;
p
->
timeSatUndec
+=
Abc_Clock
()
-
clk
;
RetValue
=
2
;
RetValue
=
2
;
}
}
...
@@ -1503,6 +1526,7 @@ int Cec4_ManPerformSweeping( Gia_Man_t * p, Cec_ParFra_t * pPars, Gia_Man_t ** p
...
@@ -1503,6 +1526,7 @@ int Cec4_ManPerformSweeping( Gia_Man_t * p, Cec_ParFra_t * pPars, Gia_Man_t ** p
}
}
// perform additional simulation
// perform additional simulation
Cec4_ManCandIterStart
(
pMan
);
for
(
i
=
0
;
fSimulate
&&
i
<
pPars
->
nGenIters
;
i
++
)
for
(
i
=
0
;
fSimulate
&&
i
<
pPars
->
nGenIters
;
i
++
)
{
{
Cec4_ManSimulateCis
(
p
);
Cec4_ManSimulateCis
(
p
);
...
@@ -1521,10 +1545,13 @@ int Cec4_ManPerformSweeping( Gia_Man_t * p, Cec_ParFra_t * pPars, Gia_Man_t ** p
...
@@ -1521,10 +1545,13 @@ int Cec4_ManPerformSweeping( Gia_Man_t * p, Cec_ParFra_t * pPars, Gia_Man_t ** p
pMan
->
pNew
=
Cec4_ManStartNew
(
p
);
pMan
->
pNew
=
Cec4_ManStartNew
(
p
);
Gia_ManForEachAnd
(
p
,
pObj
,
i
)
Gia_ManForEachAnd
(
p
,
pObj
,
i
)
{
{
Gia_Obj_t
*
pObjNew
;
pMan
->
nAndNodes
++
;
pMan
->
nAndNodes
++
;
//Gia_Obj_t * pObjNew;
pObj
->
Value
=
Gia_ManHashAnd
(
pMan
->
pNew
,
Gia_ObjFanin0Copy
(
pObj
),
Gia_ObjFanin1Copy
(
pObj
)
);
pObj
->
Value
=
Gia_ManHashAnd
(
pMan
->
pNew
,
Gia_ObjFanin0Copy
(
pObj
),
Gia_ObjFanin1Copy
(
pObj
)
);
//pObjNew = Gia_ManObj( pMan->pNew, Abc_Lit2Var(pObj->Value) );
pObjNew
=
Gia_ManObj
(
pMan
->
pNew
,
Abc_Lit2Var
(
pObj
->
Value
)
);
if
(
Vec_BitEntry
(
pMan
->
vFails
,
Gia_ObjFaninId0
(
pObjNew
,
Abc_Lit2Var
(
pObj
->
Value
)))
||
Vec_BitEntry
(
pMan
->
vFails
,
Gia_ObjFaninId1
(
pObjNew
,
Abc_Lit2Var
(
pObj
->
Value
)))
)
Vec_BitWriteEntry
(
pMan
->
vFails
,
Abc_Lit2Var
(
pObjNew
->
Value
),
1
);
//if ( Gia_ObjIsAnd(pObjNew) )
//if ( Gia_ObjIsAnd(pObjNew) )
// Gia_ObjSetAndLevel( pMan->pNew, pObjNew );
// Gia_ObjSetAndLevel( pMan->pNew, pObjNew );
// select representative based on candidate equivalence classes
// select representative based on candidate equivalence classes
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment