Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
A
abc
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
abc
Commits
0d24b4e4
Commit
0d24b4e4
authored
Nov 18, 2019
by
Alan Mishchenko
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Bug fix in parsing hierarchical BLIF with mapping.
parent
dd5a1f5d
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
18 additions
and
3 deletions
+18
-3
src/aig/gia/giaUtil.c
+2
-0
src/base/io/ioReadBlifMv.c
+16
-3
No files found.
src/aig/gia/giaUtil.c
View file @
0d24b4e4
...
...
@@ -2377,6 +2377,8 @@ void Gia_ManDumpFiles( Gia_Man_t * p, int nCexesT, int nCexesV )
Vec_BitFree
(
vBitX
);
Vec_BitFree
(
vBitY
);
Res
=
0
;
}
}
...
...
src/base/io/ioReadBlifMv.c
View file @
0d24b4e4
...
...
@@ -1420,8 +1420,8 @@ static int Io_MvParseLineSubckt( Io_MvMod_t * p, char * pLine )
*/
if
(
pName2
==
NULL
)
{
Abc_Obj_t
*
pNode
=
Abc_NtkCreateNode
(
p
->
pNtk
);
pNode
->
pData
=
Abc_SopRegister
(
(
Mem_Flex_t
*
)
p
->
pNtk
->
pManFunc
,
" 0
\n
"
);
Abc_Obj_t
*
pNode
=
Abc_NtkCreateNode
Const0
(
p
->
pNtk
);
//
pNode->pData = Abc_SopRegister( (Mem_Flex_t *)p->pNtk->pManFunc, " 0\n" );
pNet
=
Abc_NtkFindOrCreateNet
(
p
->
pNtk
,
Abc_ObjNameSuffix
(
pNode
,
"abc"
)
);
Abc_ObjAddFanin
(
pNet
,
pNode
);
pTerm
=
Abc_NtkCreateBi
(
p
->
pNtk
);
...
...
@@ -2268,12 +2268,25 @@ static int Io_MvParseLineGateBlif( Io_MvMod_t * p, Vec_Ptr_t * vTokens )
}
// if this is the first line with gate, update the network type
if
(
Abc_NtkNodeNum
(
p
->
pNtk
)
==
0
)
if
(
Abc_NtkNodeNum
(
p
->
pNtk
)
==
0
&&
p
->
pNtk
->
ntkFunc
==
ABC_FUNC_SOP
)
{
assert
(
p
->
pNtk
->
ntkFunc
==
ABC_FUNC_SOP
);
p
->
pNtk
->
ntkFunc
=
ABC_FUNC_MAP
;
Mem_FlexStop
(
(
Mem_Flex_t
*
)
p
->
pNtk
->
pManFunc
,
0
);
p
->
pNtk
->
pManFunc
=
pGenlib
;
if
(
p
->
pMan
&&
p
->
pMan
->
pDesign
&&
Vec_PtrSize
(
p
->
pMan
->
pDesign
->
vModules
)
>
0
)
{
Abc_Ntk_t
*
pModel
;
int
k
;
Vec_PtrForEachEntry
(
Abc_Ntk_t
*
,
p
->
pMan
->
pDesign
->
vModules
,
pModel
,
k
)
{
if
(
pModel
==
p
->
pNtk
)
continue
;
assert
(
pModel
->
ntkFunc
==
ABC_FUNC_SOP
);
pModel
->
ntkFunc
=
ABC_FUNC_MAP
;
Mem_FlexStop
(
(
Mem_Flex_t
*
)
pModel
->
pManFunc
,
0
);
pModel
->
pManFunc
=
pGenlib
;
}
}
}
// reorder the formal inputs to be in the same order as in the gate
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment